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ABSTRACT 
The thesis presents an experimental and theoretical investigation of gate oxide 
breakdown in MOS networks, with a particular emphasis on constant voltage overstress 
failure. It begins with a literature search on gate oxide failure mechanisms, particularly 
time-dependent dielectric breakdown, in MOS devices. 
The experimental procedure is then reported for the study of gate oxide 
breakdown under constant voltage stress. The experiments were carried out on 
MOSFETs and MOS capacitor structures, recording the characteristics of the devices 
before and after the stress. The effects of gate oxide breakdown in one of the transistors 
in an nMOS inverter were investigated and several parameters were found to have 
changed. 
A mathematical model for oxide breakdown, based on physical mechanisms, is 
proposed. Both electron and hole trapping occurred during the constant voltage stress. 
Breakdown appears to take place when the trapped hole density reach a critical value. 
PSPICE simulations were performed for the MOSFETs, nMOS inverter and 
CMOS logic circuits. Two models of MOSFET with gate oxide short were validated. 
A good agreement between experiments and simulations was achieved. 
(ii) 
A 
A 
a.c. 
AF 
AI 
B 
c 
cm 
CMOS 
Cr 
CV 
CTl 
oc 
CAD 
CO, 
CR 
D 
DC, d.c. 
D-mode 
DUT 
E 
Ea 
Bt,d 
Ec 
Er 
Ea 
Ei 
~ 
E-mode 
EOS 
EPROM 
ESD 
Er 
Ev 
eV 
F 
f 
Fan, Feat 
Fbd 
FET 
F-N 
G 
G, g 
SYMBOLS AND NOMENCLATURE 
Ampere. 
Angstrom (10-8cm). 
Alternating current. 
Accelerate factor. 
Aluminium. 
Bulk of MOS device. 
Capacitance, Coulomb. 
Centimetre. 
Complementary metal oxide semiconductor. 
Chromium. 
Capacitance vs. voltage. 
Tektronix current transformer probe. 
Centigrade. 
Computer aided design. 
Oxide capacitance. 
Capacitance resistance. 
Drain electrode of MOSFET. 
Direct current. 
Depletion mode. 
Device under test. 
Energy. 
Activation energy. 
Energy required to support oxide breakdown. 
Energy of conduction band edge. 
Fermi level. 
Energy of band gap. 
Intrinsic Fermi level. 
Ionization energy. 
Enhancement mode. 
Electrical overstress. 
Erasable programmable read only memory. 
Electrostatic discharge. 
Energy associated with defect. 
Energy of valance band edge. 
Electron-volt. 
Electric field, farad. 
Frequency. 
Anode and cathode electric fields. 
Field threshold for dielectric breakdown. 
Field effect transistor. 
Fowler-Nordheim. 
Giga (109), gate of MOS device. 
Trap generation rate. 
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Transconductance (or 'mutual conductance'). 
Gate oxide short. 
Hydrogen. 
Planck' s constant. 
Reduced Planck's constant (h/21!"). 
Hydrochloric Acid. 
Hewlett-Packard interface bus. 
Hertz. 
Current. 
Imaginary part of complex number. 
Modified Bessel functions. 
Integrated circuit. 
Insulated gate field effect transistor. 
Impact recombination. 
Current vs. voltage. 
Current density. 
Kilo (103). 
MOSFET channel length, correlation length for fluctuation. 
Inductance-capacitance-resistance. 
Longitudinal optic (phonon mode). 
Large scale integration. 
Mega (106). 
Metre, Milli (10-3). 
Metal semiconductor field effect transistor. 
Metal oxide semiconductor. 
Metal oxide semiconductor capacitance. 
Metal oxide semiconductor field effect transistor. 
Medium scale integration. 
Electron rest mass. 
Effective electron mass. 
Electron density, N ano ( 1 o-~. 
Sodium. 
Semiconductor with majority electrons. 
Technology based on n-channel MOSFET. 
Not exclusive-OR logic. 
Oxygen. 
Phosphorus. 
Pico (l0-12). 
Technology based on p-channel MOSFET. 
Phosphosilicate glass. 
Semiconductor with majority holes. 
Charge. 
Electron charge. 
Charge to breakdown. 
Total charge of depletion layer. 
Electron charge of inversion layer. 
Effective oxide space-charge density. 
Surface-state charge density. 
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Resistance. 
Real part of complex number. 
Resistance of bulk silicon. 
Random access memory. 
Source of MOSFET. 
Scanning electron microscope. 
Silicon. 
Silicon dioxide. 
Source/measure unit. 
Simulation program with integrated circuits emphasis. 
Small scale integration. 
Temperature. 
Time. 
Time to breakdown. 
Charge time. 
Discharge time. 
Time-dependent dielectric breakdown. 
Oxide thickness. 
Ultra large scale integration. 
Voltage, Volt. 
Drain supply voltage. 
Very large scale integration. 
Source supply voltage. 
Threshold voltage of MOS device. 
MOSFET channel width. 
Depletion layer width. 
Position coordinate. 
Exclusive-OR logic. 
MOSFET channel width. 
Impendance. 
Hole generation efficiency, temperature coefficient of resistance. 
Field acceleration factor. 
R.m.s. height of the fluctuation in the interface. 
Permittivity of free space. 
Dielectric constant of Si02 • 
Dielectric constant of Si. 
Carrier mobility, micro (1 o-6). 
Trap capture cross section, standard deviation. 
Electric flux. 
Effective work-function difference between gate and substrate. 
Fermi potential in the bulk Si. 
Deformation potential. 
Crystal density. 
Function time, relaxation time. 
Effective electron affinity. 
Ohm. 
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CHAPTER1 
Introduction 
1.1. Historical Background 
The evolution of electronic technology has been so rapid that it is sometimes described 
as a revolution. It is not an exaggeration to say that most of the technological 
achievements of the past two decades have depended on microelectronics. Small and 
reliable sensing and control devices are essential elements in complex systems from 
spacecraft, communications satellites to handheld calculators and digital watches. 
Somewhat subtler, but perhaps eventually more significant, is the effect of 
microelectronics development upon the computer. 
The earliest transistor design was patented in the United States and Canada by 
J.E.Lillenfeld in 1925 [1]. According to Lillenfeld's proposal, the current flowing in a 
copper sulphide channel between gold 'drain' and 'source' electrodes was controlled by 
a voltage applied to an aluminium 'gate' electrode. In 1928, Lillenfeld patented the 
earliest insulated gate field effect transistor (IGFET) design, in which the conductivity of 
a copper sulphide channel was controlled by the voltage on an isolated gate, separated 
from the channel by a layer of aluminium oxide [1,2]. The IGFET was also patented by 
Heil in Great Britain in 1935 [3]. These designs were the forerunners of the modern 
MESFET and MOSFET transistors. It is extremely doubtful, however, that any workable 
transistors were constructed at this time. 
The first known operational transistor, a germanium bipolar device, was developed 
in 1947 by Shockley, Bardeen and Brattain [4,5]. By the late 1950's, small-scale bipolar 
integrated circuits (SSI) were manufactured, but these were limited by high power 
dissipation and complicated fabrication processes. 
To overcome these problems, the manufacture of the conceptually simpler metal-
oxide-semiconductor (MOS) device was perfected in the mid 1960's, and it is this 
technology that has permitted the production of today's highly complex microprocessor 
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and large capacity memory circuits. From the evolution of circuit complexity shown in 
Fig.1.1, it can be seen that to a first approximation the number of components per 
integrated circuit has been increasing exponentially - a phenomenon usually referred to as 
Moore's Law. Small-scale integration (SSI) was the state of art in the early 1960's when 
the circuits were built using bipolar technology. The introduction of MOS technology 
allowed circuits of medium-scale integration (MSI) to be produced in the mid to late 
1960's and the large-scale integration (LSI) of circuits in the 1970's. 
Very large scale integration (VLSI) followed in the 1980's, with the fabrication of 32 
bit microprocessors and 256K RAMs. Such scales of integration can approach one million 
devices per chip [ 6]. 
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Figure 1.1: Integrated circuit complexity as a function of time (Moore's law). 
1.2 Reliability and Quality Assurance 
This thesis is concerned with reliability and failure mechanisms in small-dimension 
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MOS devices. This section presents a general discussion of semiconductor reliability 
theory. The specific failure mechanisms associated with MOS devices are considered in 
Section 1. 3. 
1.2.1 Bathtub Curve 
A well-known graphical reliability model, which has been universally accepted since 
the beginning of the reliability discipline is the 'bathtub' curve [8] shown in Fig.l.2. This 
curve has three distinct regions, each with its own unique characteristics. The first region 
with a rapidly decreasing failure rate from a high initial value represents 'infant 
mortality'. The second region, with almost a constant failure rate, extends well beyond 
the useful life of most components. The third region, marked by a steep rise in failure 
rate, is the final 'wearout' period. 
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Figure 1.2: The bathtub curve. 
The initial high failure rates in the infant mortality region arise from the fact that a 
small fraction of the population is inherently defective (weak) and fails in a very short 
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period of time. Most of the weak devices fail during this period. The region of constant 
(or nearly constant) failure-rate corresponds to normal operation of electronic equipment. 
Eventually, the ICs begin to fail at a rapid rate as a result of intrinsic failure mechanisms 
such as dielectric breakdown or electromigration. 
1.2.2 Screening 
In principle, screening is a process of eliminating defective components from the 
production batch. Reliability screening requires acceleration of the mechanisms that give 
rise to infant mortality. The aim of the screening process is to accelerate the failure rate 
for a limited period of time, such that the surviving population would begin its effective 
operational life within the middle steady region of the bathtub curve as shown in Fig.1.2. 
Temperature, bias or a combination of the two are often used to accelerate failures 
within the screening period. The most commonly used screening procedure is bum-in, 
which combines the effects of voltage and temperature. The ICs with weak oxides, 
defective metallization, and contamination are typically eliminated by this screen. 
1.2.3 Accelerated Testing 
Failure rates in today's VLSI circuits tend to be so low in normal operation that it 
takes many years for the steep rise in failure rates due to wearout to begin. However, 
systems manufacturers require an assurance that the component failure rates remain low 
and steady over the intended operating life of the equipment. Therefore, it is an industry-
wide practice to test ICs under conditions that accelerate wearout in order to provide 
statistically sufficient data and meaningful estimates of failure rates in an economically 
reasonable period of time. From the test results, acceleration factors (AF) and activation 
energies (EJ are derived which permit the estimation of failure rates under any set of 
conditions of operation in the field. 
Temperature, voltage, humidity, mechanical shocks and vibrations and radiation are 
amongst the types of stresses used to accelerate failures. Since the accelerated testing of 
IC's tends to be destructive, tests have to be performed on a small representative sample 
size drawn from the total population. 
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Interpretation of the test results requires an understanding of the accelerating effects 
of the applied stresses. Since the main purpose of these tests is to quantify all the possible 
known failure mechanisms under accelerated-stress conditions, an accurate model is 
necessary in order to extrapolate these mechanisms to normal operating conditions. 
1.3 Instabilities and Failure Mechanisms in MOS Devices 
Although in 1960, MOS devices with good characteristics were demonstrated, they 
did not become commercially reliable until the end of the decade. This was because the 
early devices were plagued with instability problems arising from charges in the oxide 
or at the semiconductor interface, e.g. ionic contamination, dipole polarization and 
carrier injection into the oxides. 
Oxides can become contaminated by processing and handling. The environment, 
materials, machines, and operators are the main sources of contamination. In MOSFETs, 
the effect of ionic contamination is manifested as a drift in the strong-inversion threshold 
voltage, although this is usually negligible in the state-of-the-art technology. 
The phosphosilicate glass (PSG) that immobilizes sodium ions can have a destabi!izing 
effect on active devices because of its polarizability. These dipoles create image charges 
that can invert the silicon surface and produce effects on devices similar to those by 
mobile ions, however, the effects of dipole polarization are much less pronounced than 
those of mobile ions [8]. 
In order to meet the demands of increased packing density, the feature sizes are 
continuously being scaled down. With decreasing MOSFET dimensions, the ICs are 
becoming increasingly susceptible to drift as a result of the injection of carriers. Electrons 
and holes can enter the oxide by either tunnelling through or by surmounting the barrier. 
These injected carriers, when trapped in the oxide, are capable of changing the I-V 
characteristics of MOSFET. Meanwhile, latchup is a key concern to CMOS circuits. It 
stems from parasitic bipolar transistors, which are structurally inherent to bulk CMOS [9]. 
As CMOS technologies are scaled down, the protection against latchup will become more 
difficult. 
Although metal electromigration, packaging and interconnections are among the 
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common failure mechanisms in MOS circuits, oxide breakdown is a great threat to MOS 
VLSI circuits and has been a subject of research since the mid 1920's [10]. Numerous 
theories have been proposed, however, no consensus has ever been reached concerning 
the physical mechanisms involved [11]. 
The effects of oxide breakdown upon circuits are also concerned by many researchers. 
Latent failure is a great threaten to reliability, moreover, 'gate oxide shorts (GOS)', i.e. 
short circuit paths across the insulator [12] can cause distortion of the transistor 1/V 
characteristics and/or loss of transistor action [13]. 
1.4 Study Synopsis 
The aims of this study are twofold: (i) develop a physical model to explain the 
experimental data and understand the oxide breakdown mechanism; (ii) examine the 
effects of Gate Oxide Shorts upon devices and circuits and try to find a way to detect 
them. 
The remainder of thesis is divided into the following five chapters. 
Chapter 2 
Chapter 3 
Chapter 4 
Chapter 5 
Chapter 6 
outlines the properties of Si02, introduces oxide breakdown mechanism 
with emphasis on time-dependent dielectric breakdown. 
describes the apparatus and test samples used for the experimental work, 
together with the experimental procedures and results. 
develops a mathematical model based on the charge trapping mechanism 
in order to understand the physical mechanisms behind the experimental 
results, analyzes the main results from Chapter 3. 
focuses on the changes in the device characteristics and circuits after gate 
oxide breakdown, compares two different GOS equivalent circuits using 
PSPICE simulator and validates techniques for the detection of GOS in 
MOS digital circuits. 
draws conclusions from the results of the thesis. 
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CHAPTER2 
MOS Gate Oxide Failure Mechanisms 
2.1 Introduction 
Silicon dioxide plays vital roles in MOS integrated circuits: firstly as a 'passivating' 
layer and secondly as the MOSFET gate dielectric. The quality of the gate oxide is a 
crucial factor in determining the performance of an MOS transistor. MOS ICs depend 
upon the dielectric integrity of thin oxide layers for the high input impedance of 
MOSFETs and the charge storage ability of MOS capacitors. 
Oxide breakdown is probably the most widely recognized failure mechanism in MOS 
VLSI circuits and has indeed become a serious reliability problem in electronic equipment. 
The breakdown strength of gate oxide layers usually varies between 7 and 14MV/cm [1,2] 
depending on stress conditions and method of preparation. An understanding of the silicon 
dioxide breakdown behaviour is extremely important for prediction and estimation of IC 
failure rates in field operation. 
Charge generation and trapping in Si02 has long been suspected to be responsible for 
the time-dependent dielectric breakdown of MOS structures. Degradation of MOSFETs 
by trapped electrons and/or holes in the Si02 films is the most serious technical problem 
in assurance of reliability in Si VLSI circuits. It is therefore extremely important to 
investigate the charge trapping and trap generation mechanisms. 
2.2 Physics of Silicon Dioxide 
2.2.1 Properties of Silicon Dioxide 
Si02 or 'silica' is the native oxide of crystalline silicon. It grows rapidly on clean 
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silicon surfaces to a depth of about 2nm on exposure to room temperature air. Since such 
thin layers have little practical use, thicker oxides are grown at about 1000°C in oxidation 
furnaces over periods of time between 15 minutes to 2 hours [3]. The oxidising ambient 
can be pure 0 2 for 'dry' oxides or steam for 'wet' oxides, the wet oxide having a 
considerably faster growth rate at the expense of electrical stability. Since electrical 
stability of the passivation is not normally of paramount importance, and since it is usually 
thick (of the order of lJLm), 'wet' oxides are generally used for this application [3]. 
Although thermally grown Si02 is the best known material for a gate insulator, its 
properties are far from perfect. 'Dry' oxidation is usually used, as the gate oxide integrity 
and stability is of importance to the circuit performance and reliability [3]. Strategies have 
been developed to improve the electrical properties of gate oxides, including the addition 
of HCL in the oxidising ambient [4] and the deposition of an additional yttrium oxide or 
silicon nitride dielectric layer [5,6]. The techniques used to grow (or deposit) such layers 
on silicon substrates have been extensively reviewed by S. Rigo in ref. [7]. 
2.2.2 Atomic Structure 
Although thermally grown Si02 is chemically identical to crystalline quartz (see 
Fig.2.l(a)), its atomic structure is vitreous, containing a high degree of short-range order 
and chemical homogeneity but without any long-range organization (Fig.2.l(b)). 
In the classical model of vitreous silica, the Si04 tetrahedra are linked via bridging 
0 atoms to form a continuous network of Si-0-Si bonds. Bond angles and interatomic 
distances are shown in Fig.2.2. 
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Figure 2.1: Two-dimensional representation of: 
a) the lattice of 'perfect' quartz, b) the network of 'perfect' vitreous silica 
(black dots represent Si atoms, circles represent 0 atoms) [7]. 
Figure 2.2: Typical dimension of the Si04 tetrahedra of vitreous silica. Dimensions are 
in nm, angles in degree [7]. 
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2.2.3 The Band Structure of Vitreous Silica 
Despite the lack of long-range order, vitreous silica has sufficient short-range 
regularity to diffract the electron wave functions into a valance and a conduction band. 
Optical absorption measurements performed on vitreous silica show that a band gap exists, 
which depends on the degree of perfection of the oxide network: the band gap is found 
to decrease when disorder increases. The most commonly measured E0 value for vitreous 
silica is 8.1eV, which agrees well with computed values based on one-dimensional 
theoretical models [7]. 
2.2.4 The Defects in Silica 
Defects in silica can be classified into three categories: point defects which exist at 
single atomic sites, complex defects which are clusters of point defects, and 
microheterogenities which are devitrified regions in an otherwise non-crystalline oxide [7]. 
The presence of defects leads to a loss of the translational symmetry of the network 
and thus introduces supplementary energy levels. These levels may be located in the 
conduction band, and/or in the valence band, and/or in the band gap. Only those levels 
introduced in the band gap are of interest for instability phenomena [7]. 
A fundamental level Er associated with a defect can be computed theoretically [7], and 
the ionization energy of the defect Er (defined as E1 = Ec- Er) can be measured by IR 
absorption or by thermally-stimulated conductivity measurements for shallow levels [7]. 
2.2.5 The Si-Si02 Defects 
A cleaved Si crystal has a high density of surface trap states introduced by incomplete 
or 'dangling' orbitals. These behave as interband surface states or traps and have the same 
area! density as the surface atoms (i.e. -1015 traps/cm2). Although a thermally grown 
Si02 layer passivates the surface, completing most of the surface orbitals, the periodic 
mismatch between the Si and Si02 networks implies that some Si bonds remain incomplete 
as shown in Fig.2.3. 
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Figure 2.3: Schematic two-dimensional representation of Si-Si02 interface. 
Stretched, twisted and dangling bonds do indeed appear on passivated Si-Si02 
interfaces, introducing an 'interface' trap density of the order of 1012 traps/cm2 [8]. 
Extrinsic defects associated with ionic contaminants can also exist [9] and although both 
donor and acceptor species exist at the interface, the donors are more numerous and the 
net surface charge is positive [10]. Hence the extrinsic surface state charge can be 
modelled by a positive charge density Q, (C/cm2). 
Interface state density is affected by the type and density of Si dopants, boron giving 
a higher trap density than phosphorus or arsenic due to an introduced oxygen deficiency 
[10]. Interface states can sometimes be annealed away by post-oxidation low-temperature 
thermal processing [ 10], although this can sometimes increase rather than decrease the 
defect density [11,12]. This is in some cases due to void formation under the deoxidation 
reaction (Si + Si02 --> 2Si0 t) across the Si-Si02 interface. It can be prevented by 
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increasing the 0 2 content of the annealing ambient, thereby causing compensatory 
reoxidisation [13]. Interface traps are also generated under electric field stress, although 
these may have slightly different properties from those of the pre-existing defects [14]. 
The charged interface states, together with unoxidised Si+ ions, present a charge 
storage capacity at the interface, which can be detected using charge-pumping analysis 
[15], a.c. conductance measurements [16] or deep-level transient spectroscopy [17]. 
Carriers in MOSFET channel could enter the trap sites in oxide through a tunnelling 
mechanism, causing 1/f fluctuations in the channel conductance, and therefore the density 
of interface traps can be measured using a 1/f noise model [18]. 
2.2.6 The Gate-Si02 Interface 
The most common materials used for gate fabrication are aluminium and polysilicon 
(polycrystalline silicon). Both materials are applied to the Si02 by vapour deposition, and 
exhibit a polycrystalline structure. The polysilicon/Si02 junction can be considered to 
display similar properties to the thermal Si/Si02 interface. The energy barrier between the 
polysilicon gate and the Si02 can be characterised in terms of the effective work function 
<Pms• i.e. the potential difference between the silicon Fermi-level and the oxide conduction 
band. Alternatively the effective electron affinity Xms• i.e. the potential difference between 
the oxide and silicon conduction band edges can be used. Both parameters, shown 
schematically in Fig.2.4, can be measured using the internal photoemission technique 
[10,19]. The Si-Si02 interface appears to have a <Pms of approximately 3.15eV, a value 
which varies slightly with the Si crystal orientation [10]. If the gate material is metallic, 
the effective electron affinity is meaningless since the conduction band edge bears little 
relation to the energy of cathode electrons. The effective work function is therefore the 
only meaningful parameter, equalling 4.1eV for an aluminium gate material. 
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Figure 2.4: Energy band diagrams for poly-Si/Si~ and Al/Si02 MOS structures. 
2.3 Dielectric Breakdown 
2.3.1 Phenomenology of Dielectric Breakdown 
The breakdown of thin silica films is usually studied through electrical tests performed 
on capacitor-like structures. At breakdown, a large localised current flows in the 
dielectric, melting a region of gate material and producing a visible crater (see Fig.2.5). 
The breakdown site can be located by electron microscopy [20,21] or by 
electrolurninescence under current injection [22]. If the gate electrode is thin then the heat 
dissipated by breakdown may evaporate the gate material in the vicinity of the crater, 
isolating the defect and self healing the oxide [20]. However, either the molten gate 
material or an air discharge may form a conduction path between the gate and the 
underlying silicon, sustaining the breakdown current and causing damage propagation 
across the gate area [20]. Alternatively the current path across the oxide may fuse under 
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further stress, providing another mechanism for self healing [23]. 
Figure 2.5: A SEM photograph of two breakdown spots. The polysilicon electrode has 
melted away over - 20ttm2• The polysilicon is spread over a large area in 
the form of dust and little globules. The size of a dash is lttm. 
Although the definitions of what constitutes a damaged oxide varies in the literature, 
a typical example is a leakage current of 10~-tA at 5V bias [24]. However, the rapid 
resistivity change at breakdown (typically from lOOOGD to lKD in less than 1~-ts) appears 
.j to render the exact definition somewhat unimportant. Some recent experiments on ultra-
·• 
thin Si02 (about 55 A) show that nondestructive multiple breakdown events can occur prior 
to final breakdown as the oxide switches between these high and low conductance levels 
[25]. Later studies have uncovered the existence of multiple conduction levels in the 
oxide, between which the dielectric may switch prior to breakdown [26,27]. 
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2.3.2 Time Dependent Dielectric Breakdown (TDDB) 
The present consensus maintains that Si02 wearout is driven by Fowler-Nordheim 
tunnelling injection of electrons from the cathode into the dielectric. Such wearout tends 
to be characterised either by the time-to-breakdown lt,d or by the charge Qbd injected prior 
to breakdown. Fig.2.6 illustrates the causal nature of wearout. It shows the Fowler-
Nordheim current I plotted against the injected charge Q for two oxides, one stressed at 
a continuous 12MV/cm, the other stressed first at 12MV/cm and then at llMV/cm after 
an indefinite interruption. Clearly only a small additional charge is required to push the 
oxide into breakdown at llMV /cm after the injection it has already sustained. This is 
called time-dependent dielectric breakdown (TDDB). 
Breakdown 
..... 
~ ---=========12:M:V~/~c~m~S~t~r:es:s~ ______ j 
:::J 
0 12MV/cm Breakdown 
/~ 
Interruption 11 MV /cm J 
Injected Charge 
' 
' ! 
Figure 2.6: Illustration of time-dependent dielectric wearout (after Waiters et al. [28]). 
Time-dependent dielectric breakdown (TDDB) is judged to be a potential failure 
mode for MOS integrated circuits and has received considerable attention [29-37]. Early 
investigations centred around the effects of mobile ions on enhanced conduction via ionic 
drift to the Si-Si02 interface [31,32], or on the effects of radiation damage on dielectric 
breakdown [33,34]. More recently, with improved processing, oxides have become 
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relatively free from both Na+ contamination and radiation damage; thus TDDB attention 
has turned to intrinsic breakdown [30, 35]. The occurrences of TDDB, experimentally 
observed on test capacitors and actual memory devices, appear to be lognormally 
distributed (i.e. with the logarithm of time) [30] or to follow a Weibull distribution 
[36,37]. 
2.3.2.1 The Acceleration of Time-dependent Dielectric Breakdown 
The occurrences of TDDB can be accelerated thermally and electrically. The 
temperature dependence has been found to follow the Arrhenius relationship, i.e. 
(2.1) 
where tbd is the time-to-breakdown, Etbd is an activation energies, although a wide range 
of values has been reported [30,38-41]. The field dependence of TDDB follows the 
equation 
(2.2) 
where G is a constant and Fox is the oxide electric field. In order to characterize or project 
the lifetime of oxides, the concept of 'Electric-field acceleration factor' (3 is widely used. 
(3 is defined as: 
(2.3) 
Using the acceleration factor (3, oxide life time under normal (low-field) operation 
conditions would be extrapolated from the high-field acceleration test data. However, 
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again, many {3 values have been reported in the literature, varying from 7 to 1.5 
decade/MY/cm [30,42,43]. 
2.4 Charge Trapping during the Oxide Wearout 
Any defect in the Si02 which introduces an energy level in the band gap can act as 
a carrier trap. The current decay evident in Fig.2.6 may indicate electron trapping, 
making the oxide more negative and reducing the cathode field which supports tunnelling. 
Current increase has also been observed [31 ,44,45], possibly caused by mobile positive 
ions drifting towards the cathode or by hole trapping increasing the cathode field. 
Charge trapping in thermally grown Si02 on silicon has been studied extensively [ 45-
52]. Both electron and hole trapping have been observed experimentally [45,49-51]. 
Electron trapping depends on current density (therefore the field) [50], temperature 
[46,52], thickness of the oxide [46], and the conditions of oxidation process [46,49]. 
Traps in Si02 can be classified by the following three types with respect to their 
origin: (1) extrinsic trap states related to impurities such as sodium and heavy metals, (2) 
semi-intrinsic trap states generated by water- or hydrogen-related species, (3) intrinsic trap 
states induced by Si-Si stretched bonds or oxygen vacancies in Si02• The first type of trap 
states can be neglected in modem oxidation processing, although the second and third 
types remain important. 
Both electron and hole trapping have been observed experimentally [45,49-51]. It has 
been suggested that the generation of electron traps during high-field stress may occur at 
either the gate-Si02 or the Si02-bulk Si interfaces, depending on the polarity of the stress 
[51], Other workers suggest that the negative charges in oxide are distributed more or less 
uniformly and that the positive charges are located near the Si-Si02 interface [45,49]. 
Although ultra-dry oxide films have a very small density of electron traps (less than 
1011/cm2), they have twice as many hole traps as wet oxide films [49]. Electron trapping 
and hole trapping are strongly dependent on the stressing conditions and a wide range of 
trap cross sections have been reported. 
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2.5 Effects of Oxide Breakdown and GOS upon Circuits 
Amerasekera et al. [53] experimentally studied the characteristic changes of n-channel 
MOSFET after ESD pulse. Both parametric degradation and catastrophic failure were 
observed. Greason et al. [54] showed experimental evidence of latent failure on devices 
after the gate oxide was subjected to ESD stress, thermal shock or exposed to ultraviolet 
light, and concluded that latent failure are mainly related to the instability of the silicon-
silicon dioxide system in MOS devices and charge trapping appears to be a key factor in 
the phenomenon. Tunnicliffe et al. [55] found that the threshold voltage V T and 
transconductance gm of the MOSFET drifted before the catastrophic failure, showed the 
effects of a 'walking-wounded' MOSFET upon the circuitry characteristics of CMOS 
inverter. 
Gate oxide failure and their resulting shorts greatly affect MOS IC reliability. Gate 
oxide defects usually cannot be detected by stuck-at fault model test sets. In CMOS 
circuits, this problem can be solved by accompanying the each test vector with an Inn 
measurement [56]. 
2.6 Summary 
Although numerous theories have been proposed to explain oxide breakdown, no 
consensus has ever been reached concerning the physical mechanisms involved. New 
experiments are needed to further study the physical mechanisms of oxide breakdown. 
Test for the gate oxide failure in CMOS ICs has been proposed, however, it is not 
effective universally. Alternative ways are needed. 
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CHAPTER3 
Experimental Apparatus and Procedure 
3.1 Experimental Apparatus 
3 .1.1 Wafer Chuck and Microprober System 
Two different wafer chucks were used to mount the silicon wafers. The first, intended 
for 4" wafers, was made. of brass and held the wafer in place by means of a vacuum pump 
system. The second type, designed for 3" wafers, was made of aluminium and held the 
wafers in position using a system of mechanical clips arranged around the wafer 
periphery. The 3" chuck was heated by a series of wire-wound resistors, embedded in the 
body of the chuck, while its temperature was monitored by a Cr/Al thermocouple. This 
system accurately stabilised the chuck (and hence the wafer) at any user-defined 
temperature between ambient and 200°C. Temperature was independently monitored via 
a second thermocouple by a Comark Type 1602-2 electronic thermometer. 
Wafer 
Microprober 
Wafer 
Microscope 
Heat Wafer Chuck 
L_ __ Temperature 
Controller 
Temperature 
Sensor 
Wafer 
Microprober 
Thermometer 
Figure 3.1: Wafer microprober station (together with temperature control system). 
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Electrical contact to the device structures was made using adjustable 20!-!m tip 
microprobes, by which the device bond pads were manually probed under microscopic 
observation. Substrate contact was made using the chuck itself, which was in contact with 
the metallised wafer base. The overall arrangement is shown in Fig.3.1. 
3 .1.2 Electrical Instruments 
Various electronic instruments were used to study the semiconductor wafers, all of 
which are described below. 
3.1.2.1 HP4145B Parametric Analyzer 
Parametric analysis of the devices was performed using a Hewlett Packard HP4145B 
semiconductor parametric analyzer, which is capable of performing a number of different 
functions. The HP4145B is basically a programmable d.c. measurement system consisting 
of two voltage sources, two voltage monitors and four source-monitor units (SMUs). The 
latter are two-mode devices which can source current and monitor voltage or source 
voltage and monitor current. The arrangements is shown schematically in Fig.3.2. 
I 
Output 
Current Mode Voltage Mode 
V 
Figure 3.2: Schematic diagram of Source-Measure Unit (SMU). 
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The parametric analyzer can measure the static IIV characteristics of a device or 
alternatively measure current or voltage as a function of time. Accuracy is ultimately 
limited by system noise, and measurements to within 10mV/10nA are readily attainable. 
The instrument also has a range of analytical functions (e.g. measurement of the 
slope/intercept of a tangent to an 1/V characteristic), enabling the user to extract device 
parameters from the measured characteristics. 
Measured data were stored on 3lh'' floppy disks for future retrieval. Hard copies of 
characteristics were also obtained using a Hewlett Packard HP7475A plotter. 
3.1.2.2 Programmable Voltage Source 
The Keithley 230 programmable voltage source provides precision d.c. voltages 
between 0 and 100V in both polarities with a resolution below 10mV and an output 
current limit between 2mA and lOOmA. The unit has an internal program memory, 
allowing it to generate a user-defined voltage waveform. 
3.1.2.3 L-C-R Meter 
The Wayne-Kerr 4210 L-C-R bridge was used to measure high frequency circuit 
elements. This instrument measures resistance, capacitance and inductance in parallel or 
series configuration using sampling frequencies of 100Hz, 1kHz and 10kHz. It also 
incorporates a "suppress" function, which allows the parasitic .circuit elements of the test 
probes and leads to be eliminated from the measurements. 
3.1.2.4 HP 54111D Digital Oscilloscope 
The Hewlett Packard 541110 digital oscilloscope can observe single-shot events and 
transfer the captured waveform to a computer via an HPIB interface. The controlling 
software, developed by Dr.A.J.Franklin [1], runs on a Waiters 286 AT compatible 
desktop computer and allows the waveform data to be stored on a disk or transferred to 
the Mathcad software for analysis. The maximum speed of the oscilloscope is 109 samples 
per second, allowing the measurement of frequency components up to 500MHz. 
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The signals monitored by the oscilloscope were either voltages, measured by the 
HP10431A (1M0/6.5pF) and 10440A (10M0/2.5pF) voltage probes, or electrical currents, 
measured by the Tektronix CTl current-transformer probe. 
The signals from the voltage and current probes needed very little in the way of 
mathematical processing. Although probe attenuations were corrected by the oscilloscope 
itself, a problem was experienced with the zero level, whose value tended to drift. For 
this reason, the computer was programmed to calculate its own zero-voltage level by 
averaging the leading tenth of the waveform (prior to the beginning of the pulse) and then 
subtracting this value from the signal, i.e. 
V(t) 10 J:T.J!O = V.c<t) - - v.c<,;) d-r T o 
se 
(3.1) 
where V,cCt) is the voltage signal from the oscilloscope and T" is the time duration of the 
waveform. 
3.1.2.5 TG102 Signal Generator 
A THANSAR TG102 pulse generator was used to provide an a.c. input to the test 
circuits. This generator has a frequency range of 0.2Hz-2MHz and a maximum output 
level of 20V peak-peak from 500 source impedance. It can generate sine, square and 
triangle waveforms with variable DC offset. 
3.2 Test Samples 
3.2.1 Devices on the Wafers 
4" wafers which were composed of< 100> 40-SSOcm, p-type bulk silicon were used 
throughout the experiments. The wafers contained a selection of E-mode and D-mode 
nMOS transistor network, capacitor structures, various resistors, EPROM device arrays 
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and nMOS inverter circuits. All devices had gate-oxides of nominal thickness 40mn, and 
n+ -doped polysilicon gate electrodes. 
All the MOSFETs on the arrays within each die were interconnected with common 
source and gate contacts and individual drain terminals, such that gate-stress was applied 
to the entire network at once. The total gate-area of the network was approximately 
3·104cm2• Channel lengths of both E-mode and D-mode transistors varied between 
approximately 1 and 50pm. 
Although various capacitors were fabricated on the wafers, only the rectangular gate 
oxide capacitors with two different dimensions (215x268pm, and 416x553pm) were used 
in the experiments. Some of these capacitors were unimplanted, while others had received 
preferential p-type doping. The MOS-C gate inputs were isolated from all other devices 
on the die. 
An nMOS inverter (see Fig.3.3) consisted of an E-mode nMOS transistor and aD-
mode nMOS transistor was fabricated on each die of the wafers. The dimensions of the 
transistors are 15x3.5pm and 5x7pm respectively. 
vdd 
Ipu 
5/7 
I1 
V out 
Ipd 
V in .. I 15/3.5 JC1 
Figure 3.3: The nMOS inverter on wafers. 
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3.2.2 Characterization of Samples 
3.2.2.1 C-V Curve Measurement 
The Wayne-Kerr 4210 L-C-R meter was configured to monitor the capacitance of the 
MOS-C structures while a external voltage bias was linear increased from -4V to +4V. 
The measurement was carried out at two different frequencies 1kHz and 10kHz. The 
results are shown in Fig.3.4. 
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Figure 3.4: Capacitance versus voltage curves for the MOS-C structures. 
3.2.2.2 Extraction of Oxide Thickness 
Although all the devices have a nominal oxide thickness of 400A, a more accurate 
measurement of local thickness was taken for each die using the wide-area 416x553J.!m 
MOS-C structure. It is assumed that all the other devices in the same die have the same 
oxide thickness. 
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The thickness (T.x) for each die was gauged by measuring the capacitance (C.J of the 
wide-area capacitors. Measurement was performed at 10kHz using a Wayne-Kerr 420 
L-C-R meter, with a -IOV bias potential to ensure carrier accumulation at both oxide 
surfaces and this was guaranteed from the C-V curve shown in Fig.3.4. The oxide 
thickness for each die, estimated from the formula Tox = EoEox·AreaiC., (where EoEox = 
oxide permittivity). 
The results of thickness measurement for all the wafers are shown in Fig. 3. 5. 
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Figure 3.5: The 3-D surface of thickness vs. position (x,y). 
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3.2.2.3 The Measurement of Bulk Resistance 
Four samples were chosen at different geographical positions for each wafer as shown 
in Fig.3.6. 
DD 
Figure 3.6: The positions of samples for bulk resistance measurement. 
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Figure 3. 7: The apparatus for measuring bulk resistance of the MOS-C structures. 
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The apparatus shown in Fig.3.7 was used for the measurement of bulk resistance for 
the MOS-C structures and MOSFET, since the CR time constant is too small to be 
measured by L-C-R meter at 10KHz. A lOMHz Sine-wave signal was applied via a 
coupling capacitor to the DUT, together with a -lOV d.c. bias to drive the Si surface into 
strong accumulation. Voltage and current profiles were captured by the HP54111D 
oscilloscope and downloaded to a Waiters 286 computer, where the impedance Zd of the 
structure was calculated. The capacitance and resistance were then extracted using the 
formulae: 
(3.2) 
where f is the lOMHz sampling frequency, 91(Zd) and ~(Zd) are the real and imaginary 
parts of the impedance. 
Table 3.1: Bulk resistance for MOS-C structures (Ohms). 
Wafer No. Sample A Sample B Sample C SampleD Average 
1 Unimplanted 332.8 342.3 344.0 336.4 338.9 
Implanted 346.6 352.3 347.3 327.5 343.4 
2 Unimplanted 250.6 239.7 248.7 244.7 245.9 
Implanted 249.3 255.3 256.9 251.3 253.2 
3 Unimplanted 294.1 294.4 291.8 289.2 292.8 
Implanted 284.1 282.5 290.6 280.9 284.6 
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The bulk resistance in ohms are shown in Table 3.1 above, and average bulk 
resistance for each wafer was used in later data analysis since the difference between in-
wafer measurements was negligible and well below the error in the measurement 
technique. 
The bulk resistance of Wafer No.4 was measured as a function of temperature. The 
wafer was mounted on the 3" heated chuck and resistances were measured for 
temperatures between 20 and 150°C. The results are shown in Fig.3.8. The data appear 
to follow the standard linear law R = Ro(l +a(T-T0)) where T0 is room temperature, Ro 
is room temperature resistance and a "" 0.0058/°C is the temperature coefficient of 
resistance. 
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Figure 3.8: Bulk resistance for different devices on wafer No.4 as a function of 
temperature. 
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3.3 Experiments on MOS-C Structures and MOSFET Networks 
3. 3 .1 Introduction 
The general aims of these experiments were providing new data for the development 
of a gate-oxide dielectric breakdown model and the assessment of the MOS capacitor 
(MOS-C) as an oxide-integrity test vehicle. The TDDB experiments were performed on 
implanted and unimplanted MOS-C structures with dimensions of 215x268ttm and 
nMOSFET networks on four different wafers. The 416x553ttm dimension MOS-C 
structures were reserved for the measurement of gate oxide thickness. The TDDB 
experimental apparatus is shown in Fig. 3. 9. 
HP4145B 
Anolyzer 
~------- -----i 
' ' 
' ' 
' ' ! ! 
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i 
' 
' 
i vf 
' L _______ -----
Figure 3.9: The apparatus used for TDDB experiments. 
3.3.2 Field Accelerated TDDB Life Test 
HP54111D 
Oscilloscope 
The MOS capacitor structures were subjected to constant voltage stress between gate 
and substrate at room temperature. The injection current to the gate oxide was monitored 
as a function of time by the HP4145B analyzer and voltage across the oxide was recorded 
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using the HP54111D storage oscilloscope. The oxide breakdown was easily detected as 
a rapid increase of injection current for large-time breakdown (tbd > 1 sec.). The most 
accurate indication of breakdown for small-time breakdown (tbd < 1 sec.) was a sudden 
drop of voltage across the oxide as measured by the oscilloscope. Devices stressed at each 
particular voltage were spread as uniformly as possible across the wafer in order to 
eliminate any positional dependencies. 
The parameters tbd• Imax (the maximum recorded injected current) and I,.,P (injection 
current immediately prior to breakdown) were recorded for each capacitor, together with 
the stress voltage and the position of the die on the wafer. 
3.3.3 Temperature Accelerated TDDB Life Test 
MOS-C structures were subjected to -41.5V stress at four different temperatures, 
50°C, 100°C, 150°C and room temperature. The 3" chuck with the temperature 
controlled heat source was used in the same instrument configuration as that of Section 
3.3.2. The 4" wafer was initially divided into four quarters, each of which was mounted 
upon the 3" chuck. Die position, stress temperature, ft,d, Imax and I,.,P were recorded for 
later analysis. 
3.3.4 Experimental Results 
This section describes the experimental results from MOS-C structures and 
MOSFETs. For each die, the measured results of ~d• Imax, I,.,P, together with the 
capacitance of the wide-area 416x553J.!m MOS-C structure were input on to a LOTUS 
1-2-3 spreadsheet. Then the thickness of the die was calculated from the formula 
Tox = e0€0 x'Area/Coxo and the oxide fields were estimated from Fox = (V,- loxR)/Toxo The 
results are shown below. 
3.3.4.1 Time-dependent Failure Distributions 
The failure distributions of the unimplanted MOS-C structures for the four wafers are 
shown in Fig.3.10 together with the failure distributions for the implanted MOS-Cs and 
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the MOSFETs from wafer 2. 
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Figure 3.10: Failure distributions for unimplanted MOS-C structure (wafer No.l ,2,3,4) 
under constant voltage stress, implanted MOS-C structures and MOSFETs 
(wafer No.2 only). 
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It is clearly shown that the failure distributions are bi-modal, consisting of 'early' 
failures (tbd< lOOms) and 'late' failures (tbd> lOOms). The ratio of the numbers of 'early' 
and 'late' failures generally increases with the stress voltage. 
3.3.4.2 Injection Current 
The injection current profiles were monitored using HP4145B parametric analyzer 
during the stresses. Typical current profiles are shown in Fig.3.11. 
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Figure 3.11: The injection current profiles of different constant voltage stresses for 
wafer No.2. 
Fig.3.12 and 3.13 show the initial and final injection currents (the injection current 
at breakdown) plotted against tbd. In the case of initial current data, there is little 
correlation between log( current) and log(4,J, although both are strong function of voltage. 
Least-square analysis suggested a slight increase in current with ft,d, although the 
correlation fails to meet the criterion for the 95% confidence level. The final current data 
can be satisfactorily fitted to a model of the form Ibd = a(V) ·tbd·b(V), where Ibd is the final 
current and a(V) and b(V) are parameters which depend only upon voltage (see inset). It· 
is clear that the majority of the voltage dependence appears in a(V), while b(V) remains 
mostly between 0.7 and 0.8 throughout the voltage range. 
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Figure 3.12 & 3.13: The initial and final injection current as a function of time-
to-breakdown. 
The logarithm of the maximum injection currents were found to decrease linearly with 
1/F at lower fields and saturates at higher fields (Fig.3.14). 
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Figure 3.14: The relationship between maximum injection current and stress field. 
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3.4 Experiments on nMOS Inverter 
The following experiments investigate the effects of the parametric drift caused by 
gate oxide breakdown upon circuit operation, with an aim to develop a technique for 
detecting its existence. The experiments were performed on the nMOS inverter (see 
Fig.3.3). The wafer was held on the 4" brass chuck (described in section 3.1.1) under 
room temperature and moderate illumination. 
3. 4.1 Characterisation of the Pull-down Transistor 
A wafer level transistor characteristics can be easily measured by connecting the 
HP4145B analyzer's SMUs through a test fixture 16058A to the microprobe station. 
During the measurement, the drain electrode of the pull-up transistor was left floating in 
order to ensure current accuracy. The characterisations were performed using three SMUs 
connected to the source, drain and gate electrode of the pull-down transistor. The substrate 
of the transistor was connected to the source. 
The 10 - V 0 characteristics of the pull-down transistor remained below the 20pA level 
throughout the sweep indicating that the gate oxide worked well as a dielectric (its 
resistance is around 250GO). The 10 s-V os and I0 s-V as characteristics of the pull-down 
transistor nMOS inverter are shown in Fig.3.15 and Fig.3.16 respectively. 
1.21T----===~~ 
1.0 gs=4V 
1.4 Slope 
,., 
<( E o.s 
L.....J 0.6 
,...... 
(/) 0.4 
0 
'::::' 0.2 
2 
V(DS) 
Figure 3.15 & 3.16: 
3 
-4 ,., 1.2 ~ 4. 1x 10 S 
Vgs~3V 
<( ~ E 1.0 
'---' 
0.8 ,...... 
Vgs~zv (/) 0.6 r 0 r 
-....- / 
/ 
0.4 / v05 ~sv VT~ 1.55V / / 
0.2 / 
/ 
/ 
4 5 00 2 3 4 5 
[V] V(GS) [V] 
Ios - V os & Ios - V os characteristics of the pull-down 
transistor. 
39 
3.4.2 Characterisation of the nMOS Inverter 
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Figure 3.17 & 3.18 : The apparatus used for characterisation of the inverter. 
Fig.3.17 and 3.18 show the apparatus used to extract the DC and transient 
characteristics of the inverter. 
The DC voltage transfer characteristics and the supply current (Id~ characteristics are 
shown in Fig.3.19 and 3.20 by the solid lines. 
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Figure 3.19 & 3.20: The DC transfer curves for the nMOS inverter. 
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The transient response of the inverter (whose d.c. characteristics are shown in 
Fig.3.19 & 3.20 by the solid lines) to a 250kHz square input waveform from the 
THANSAR TG102 generator was captured by HP54111D digital oscilloscope and is 
shown in Fig.3.21 by the solid line. 
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Figure 3.21: The transient response of the inverter. 
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3.4.3 Constant Voltage Stress on Gate Oxide of the Pull-down Transistors 
The pull-down transistors were then subjected to constant voltage stress from 
HP4145B analyzer. The -43V stress was applied between the gate electrode and the 
substrate of the transistors in order to cause gate dielectric breakdown. The injection 
current profile was monitored by the analyzer and breakdown was detected by a rapid rise 
in the injection current. The stress was removed immediately after the oxide breakdown. 
3.4.4 Re-characterisation of the Pull-down Transistors 
After the gate oxide breakdown, the pull-down transistors were re-characterised. The 
occurrence of gate oxide breakdown was confirmed by the Io - V 0 characteristics shown 
in Fig.3.22. The existence of a tens-of-~-tA gate current meant that a gate oxide short was 
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induced during the constant voltage stress. 
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Figure 3.22: The IG - VG characteristics of the pull-down nMOSFET with a GOS. 
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Figure 3.23 & 3.24: The Ins - V ns and Ins - V Gs characteristics of the pull-down 
nMOSFET with a gate oxide breakdown. 
The Ins - V ns and Ins - V Gs characteristics of the breakdown pull-down transistors are 
shown in Fig.3.23 and Fig.3.24. Comparing with Fig.3.15 and Fig.3.16, the threshold 
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voltage VT of the transistor increased from 1.55V to 2.3V while the mutual 
transconductance gm of the transistor dropped from 4.1·104 (8) to 2.2·104 (8). 
3.4.5 Re-measurement of the Characteristics of the Inverter 
After the constant voltage stress removed from the pull-down transistor, the nMOS 
inverter's DC transfer curves and the transient response were re-measured. The results 
are shown in Fig.3.19, Fig.3.20 and Fig.3.21 by broken lines. An increase in the 
inverter's threshold voltage V T• which related to the threshold of the pull-down transistor, 
was observed together with a small amount increment of power supply current. 
3.5 Experimental Conclusions 
Oxide breakdown were experimentally studied in this chapter. Emphasis was placed 
on the injection current in order to find the physical mechanism during the build-up stage 
of the breakdown. 
The effects of the presence of a GOS upon the operation of a simple nMOS inverter 
circuit have been studied in this Chapter. Parametric drifts are found to occur in 
MOSFETs after the oxide breakdown. This gives rise to changes in the DC characteristics 
in of the inverter and, in addition, an extra delay in ac operation. 
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CHAPTER4 
Analysis of the Experimental Results 
4.1 Introduction 
The aims of this Chapter are threefold: 
(1) To develop a mathematical model of oxide breakdown. The theory is based 
upon charge trapping mechanism in the dielectric, and the model 
predictions are then compared with the experimental data. 
(2) To assess the usefulness of the MOS capacitor as a test vehicle for 
monitoring the oxide integrity of active MOS circuitry, ·and to model the 
distributions of oxide failure. 
(3) To qualitatively explain the reason why the transconductance gm of 
MOSFET dropped after the gate oxide breakdown. 
4.2 Modelling of the Oxide Breakdown 
4.2.1 Introduction 
Numerous experiments have shown that MOS oxide breakdown is the result of a 
continuous irreversible 'erosion' of the Si02 layer. This mechanism is known as time-
dependent dielectric breakdown or TDDB. According to the widely accepted model [3], 
the TDDB process may be divided into two stages. During the 'build-up' stage, localized 
high-field/current-density regions are formed as a result of charge trapping. Eventually, 
when the local current density or field reaches a critical value, the rapid 'runaway' stage 
begins. During this stage, catastrophic electrical and/or thermal processes result in 
breakdown. The runaway stage, once reached, is completed in a very short period of time. 
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Hence the time necessary to reach the runaway stage detennines the lifetime of the oxide. 
4.2.2 The Mechanisms of Oxide Wearout 
Although numerous theories have been proposed, no consensus has ever been reached 
concerning the physical mechanisms involved. 
4.2.2.1 The Entry of Charges into Oxide Dielectrics 
Most researchers agree that the leakage current through intact oxide dielectrics is due 
to quantum-mechanical tunnelling of electrons through the potential barrier at the negative 
electrode [1-4]. This phenomena is well understood and the current-voltage dependence 
can be predicted by the Fowler-Nordheim (F-N) tunnelling theory [5] (Eq.(4.1)). 
z B J = AFc.,exp( --) 
Feat 
(4.1) 
where J is the tunnelling current density, F cat is the cathode electric field and A & B are 
constants. Although the latter constants may be computed from the Si/Si02 barrier height 
and the effective electron mass in Si02, the perturbatory effects of pre-existing trapped 
charges make it more accurate to measure the I-V characteristics and detennine the 
constants empirically [2]. 
4.2.2.2 Charge Trapping in Oxides 
Charge trapping in thennal oxides grown on single crystal silicon has already been 
studied extensively and is briefly mentioned in Section 2.4. 
Electrons are believed to be captured in both the pre-existing electron traps in the 
oxide as well as the traps that are generated during the high field stress. It is common to 
use the first-order rate equation (4.2) to model electron trapping in Si02 films [2,9]. 
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(4.2) 
where N., is the filled trap density per unit area, N. is the total trap density per unit area 
(which is assumed to be constant), a is the trap capture cross-section and cJ> is the electron 
flux, i.e. the number of injected electrons per unit area per unit time. The solution to 
Eq.(4.2) is 
(4.3) 
Since no such saturation was observed in the electron trapping, a trap generation 
mechanism is suggested. 
Meyer and Crook [2] postulated that the trapped charge density is an equilibrium of 
competing trapping and de-trapping process, which is modelled in equation (4.4). 
(4.4) 
where G is the trap generation rate, and R is the trap recombination cross section. 
Liang and Hu [9] assumed a constant trap generation rate g defined by Eq.(4.5) 
(4.5) 
This means that the total trap density N. increases with time or flux. The first-order 
dynamic rate equation must now be replaced by a system of two differential equations 
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(4.6) 
and 
(4.7) 
where Nop is the pre-existing trap density, Nopt is the density of filled pre-existing traps, 
and Nogt is the density of the filled generated traps. The solution of Eqs.(4.6) and (4. 7) 
subjected to the initial condition Nopt(<f>=O) = N0g~(<f>=O) = 0 is 
(4.8) 
Positive charge trapping was observed by many investigators (Section2.4) and several 
physical mechanisms have been proposed. The impact ionization-recombination (IR) model 
is based on the assumptions that a small proportion of the injected electrons gain sufficient 
energy to produce impact ionization at the rate cc per unit length, and that the only 
opposing process is recombination with electrons from the conduction band [10, 11]. Under 
these assumptions, Klein and Solomon [11] suggested a simplified rate equation: 
()p J 
- ~ -(a. - ap) 
at q (4.9) 
where J is the tunnelling current density, p is the positive charge density, u is the capture 
cross section for recombination (which is assumed to be constant), and q is the electronic 
charge. 
However, Jenq et al. [12] have argued that the positive charges are formed by direct 
tunnelling between the anode and the trap sites near the SiO/Si interface, although no 
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quantitative expression of this mechanism has been published. 
4.2.2.3 Electric Field Change due to Trapped Charges in Oxides 
A sheet of charge trapped at position x from the gate causes band bending. Chen et 
al. [3] derived expressions for the electric field profile in the oxide, based upon a two-
dimensional charge-sheet model of the trapped carriers (Fig.4.1). 
-xn-:: 
- Tox 
Figure 4.1: Energy-band diagram for MOS capacitor with both negative and positive 
charge trapped in the oxide area. x. and Xp are the centroids of trapped 
negative and positive charge respectively. 
In the case of constant voltage stress (negative voltage applied to gate electrode), the 
cathode field is given by equation (4.10) 
(4.10) 
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in which Q0 , + is the magnitude of the trapped hole charge density, and Qol is the 
magnitude of the trapped electron charge density, xP and X 0 are the respective centroids 
of Qot and Q0,- (measured from the cathode), and V0 , is the magnitude of the applied 
stress voltage. 
4.2.2.4 The Breakdown of Oxide 
During the rapid runaway stage, catastrophic electrical and/or thermal processes result 
in breakdown. This is believed to be triggered when the local current density or field 
reaches a critical value. The runaway stage, once reached, is completed in a very short 
period of time, and hence the time necessary to reach the runaway stage determines the 
lifetime of the oxide. Harari [1] theorized that the breakdown mechanism is intimately 
related to the generation of the electron traps, which increase the local internal field to the 
runaway limit. Chen et al. [3] provided experimental evidence which suggested that hole 
trapping in localized areas at the cathode is responsible for breakdown in Si02 films 
subjected to high field stress. The holes were believed to be generated by impact 
ionization. 
4.2.3 Mathematical Model 
4.2.3.1 Physical Mechanisms 
In Chapter 3, the tunnelling current profiles of wafer 2 were recorded under constant 
gate-voltage using the HP4145B parametric analyzer. For the relatively low stress voltages 
(-39V, -39.5V and -40V), the resulting tunnelling currents (Fig.3.19left) increased from 
their initial values to a maximum, before decaying with time. For higher stress voltages 
(-42Vand -43V), the current appeared to decay from the very beginning (Fig.3.19 right). 
The tunnelling current profiles may be characterised by two parameters: (i) the 
maximum current and (ii) the time at which this current was reached. The variation of 
these parameters with stress voltage is shown in Fig.4.2 and 4.3. 
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The logarithm of the maximum tunnelling current varies linearly with 1/F at lower 
fields (in accordance with standard tunnelling theory [5]) but appears to saturate at higher 
fields (Fig.4.2). 
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The experimental results above can be qualitatively explained by the charge trapping 
theory proposed by Jenq et al. [12]. They suggested that two types of charges are 
introduced in the thin oxide during the high-field stress. One is a positive charge, believed 
to be formed by direct hole tunnelling from the anode into the trap sites near the Si02/Si 
interface. The other is negative, caused by the trapping of injected electrons in both pre-
existing trap sites and traps that are generated during the high field stress. 
When the stress is applied to the capacitor, both hole trapping and electron trapping 
occur. However, the hole trapping dominates initially because it is due to direct tunnelling 
from the anode to the fixed interface trap sites. Hence the net trapped charge in the oxide 
is initially positive, causing an increase in the cathode field, and hence the tunnelling 
current. However, since the tunnelling-hole trapping is such a fast process, the available 
hole traps are filled very quickly. Afterwards, as further electrons are trapped in the oxide 
and as additional electron traps are generated, the cathode field decreases, together with 
the tunnelling current. This leads to the profiles shown in Fig.3.19. 
4.2.3.2 Quantitative Model 
The oxide current is determined by the Fowler-Nordheim equation [5]: 
B 
J(t) = AF;ae(t)e FaJ.t) (4.11) 
where J(t) is the tunnelling current density, Feat is the cathode field and A and B are 
constants. 
The non-saturating tunnelling current decay observed in Fig.3.19 suggests a 
continuous generation of electron trap sites. From the first order rate equations (4.8), the 
trapped electron density Q.; can be expressed as: 
( -f'oJdt/q) t ( -J.'•IdJ/q) Q;, = qNop 1-e ' + fogJ(t)dt - qg 1-e • 
ag 
(4.12) 
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where u and ug are the respective capture cross-sections of pre-existing traps and newly 
generated traps, Nop is the pre-existing trap density and g is the trap generation rate. 
The increase in the oxide current seen in Fig. 3.19 can be explained as a consequence 
of positive charge trapping. The increment in the trapped charge in time interval dt is 
given by: 
(4.13) 
where Jhole is the hole tunnelling current. The latter may reasonably be assumed to have 
a F-N type dependence upon the anode field Fan and to be proportional to the density of 
available hole traps in the anode, i.e. 
(4.14) 
where N,., is the total density of hole traps and C and D are constants dependent upon 
structure of the anode/oxide/trap system. The factor in parenthesis causes the trapping to 
slow as the available number of states decreases, and to tend to zero as Q/ ~ qN1 ... 
The oxide field profile changes when charges are trapped within the dielectric. If we 
again assume sheet charges located at their respective centroids, then the electric field at 
cathode will be given by: 
vox F =-
cat T 
ox 
(4.15) 
The voltage across the bulk Si resistance ( "'250!1) is much smaller than the stress voltage 
increment (;;:::O.SV) and is therefore ignored in the model. 
The effect of trapped holes on the anode field can be expressed as: 
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Q;, x. 
+-- (4.16) 
€ox Tox 
4.2.3.3 Calculated Results 
Simultaneous numerical solution of equations (4.11-4.16) allows the tunnelling current 
to be calculated. The constants A, B, C and Din Fowler-Nordheim equation (4.11) and 
(4.14) are extracted from the experimental results (Fig.3.11), and other parameters are 
given values consistent with earlier publications. The results are shown in Fig.4.4. 
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Figure 4.4: Calculated results of tunnelling current profiles for constant voltage 
stresses. 
The results in Fig.4.2 and 4.3 can also be explained by this model. Firstly, since the 
density of available hole traps is fixed, the time required to fill them decreases linearly 
with increasing current and hence exponentially with increasing voltage. Secondly, the 
rapid hole-trap filling at high fields (- lOms for -42V stress) lies beyond the time-interval 
of the parametric analyzer (which was set to lOOms throughout these experiments). Hence 
the maximum recorded current lies within the decay-portion of the current profile, where 
the electron trapping compensates the trapped hole charge. The apparent maximum 
current therefore increases less rapidly with increasing field, as shown in Fig.4.2. 
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4.3 The Assessment of the MOS-C as An Oxide-integrity Test Vehicle 
The voltage dependence of the time-to-breakdown is illustrated in Fig.4.5, which 
shows the average values of log(tb.) plotted against 1/V or (The error bars indicate the 
standard error in the mean, i.e. ±utv'(Number of samples)). The capacitor data are 
clearly consistent with a linear relationship, indicating a model of the form r(F) = r0e""~'F 
suggested by Chen et al. [3]. The transistor data may be approximately fitted to the same 
curve, shifted downwards by approximately half a log-cycle (i.e. a factor of three). 
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Figure 4.5: Average log (time-to-breakdown) plotted as a function of stress voltage. 
From the results in Fig.4.5, MOS-C structure can be used as a test to predict the 
oxide lifetime of MOSFET networks, in this particular case the predicted lifetime is three 
times as long as the actual lifetime. However, this will not be universally true. Although 
the oxide area of the MOSFET network is compatible with that of the MOS-C 
(3.l·l<J'cm2 for MOSFET network and 5.26·104 cm2 for MOS-C), MOSFET networks 
have a much larger perimeter (being composed of 34 small MOSFETs), and consequently 
are more likely to fail due to edge effects. 
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One of the aims of this study was to assess the usefulness of the MOS capacitor as a 
test vehicle for monitoring the oxide integrity of active MOS circuitry. This was achieved 
by comparing the lifetimes of transistor and capacitor structures on the same die. 
Figure 4.6 compares the values of log(tbd) obtained from MOSFET and MOS-C 
structures on the same die. (Devices on any given die were always stressed at the same 
voltage). The broken diagonal lines indicate the results which would be expected if the 
failure times for a given die were equal. 
Correlation does exist between the two breakdown times, but as the stress voltage is 
increased, a high degree of scatter occurred in the 'early' failures. Of those die which 
exhibited 'early' failure, only 36% suffered it in both the MOS-C and the MOSFET 
network. This can be easily understood by a bi-modal distribution with an extrinsic failure 
mechanism which is associated with defects in the oxide and located randomly with 
position. The full picture is not quite this clear as the tunnelling current profile shown in 
Fig.3.11 is accompanied by a drop in oxide voltage. This results in an apparent increase 
in the number of early failures (see Section 4.4). 
The correlation (Fig.4.6) demonstrates the limitations of MOS-C as a test-vehicle for 
monitoring in-wafer variations of oxide integrity. However, with a carefully chosen low 
stress voltage (below most of the known activation energies for early failure) and a more 
compatible shape and size of the oxide, MOS-C could be used as a test vehicle of 
monitoring the oxide integrity of MOSFETs. This has not been studied because of the 
limited supply of wafers. 
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56 
4.4 The Distributions of the Oxide Failure 
As shown in Fig.3.10, the failure distributions of oxide appeared to be bi-modal, and 
the ratio of the numbers of 'early' and 'late' failures generally increases with the stress 
voltage. Bi-modal failure distributions have been observed by many investigators [17, 18] 
and have normally been attributed to 'intrinsic' and 'extrinsic' failures. Intrinsic failures 
are associated with the inherent oxide properties, while extrinsic failures are caused by 
structural defects and/or chemical impurities. The latter occur much more rapidly than the 
former, and form a separate statistical distribution. It is also possible some extrinsic 
defects are only activated above a particular field, such that their apparent population 
increases with voltage. 
An alternative scheme, based upon the time-dependence of the pre-breakdown 
tunnelling current, is presented below: 
The tunnelling current may be modelled by 
(4.17) 
where tp is the time when the current reaches the maximum value and it is dependent upon 
stress voltage, m and n are constants between 0 and 1, and 1(0) is the initial current. 
Also the tunnelling current has to be consistent with F-N equation (4.1). 
The time-dependence of the field across the oxide is determined by 
where Vs is the stress voltage, Rb is the Si bulk resistance. 
(4.18) 
Oxide breakdown is caused by a continuous, non-reversible accumulation of damage 
inflicted during the pre-breakdown period. Breakdown occurs when the damage reaches 
a critical level. The rate at which oxide damage accumulates increases rapidly with the 
57 
field which is generally accepted as 
't"(t) = 't"
0
exp ( __ Y_) 
F0,(t) 
in which T represents the damage rate, r0 =1043s [3] and -y=lOOOMV/cm [19]. 
The accumulated damage can be described as 
fr t dt fi.t) = -0 't"(t) 
(4.19) 
(4.20) 
Assuming that the failure distribution is lognormal, the percentage of failures can be 
written as 
F[log(t)] = - 1-J' exp( -.f[log(t)])d[log(t)] 
.j2i -~ 2 (4.21) 
Calculated results are shown in Fig.4. 7, and they agree reasonably well with the 
experimental results. In general there will be both intrinsic and extrinsic failures, 
however, the above analysis show that many of the early failure may in fact be due to 
variations in the stress voltage caused by trap filling (Section 4.2). This is important for 
manufacturers who probably use early failure as an indictor for oxide quality. 
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The temperature acceleration TDDB distribution of Wafer 4 (see Fig.3.10) can also 
be explained by this model. Although all the devices on Wafer 4 were subjected to the 
same voltage, at higher temperature the actual voltage across the oxide was smaller, since 
the bulk resistance increased with temperature (see Fig.3.8), and consequently the failure 
distributions of high temperature have longer mean breakdown time. 
4.5 Degradation of Transconductivity of MOSFET 
As· mentioned in Section 3 .4.4, the mutual transconductance gm of the transistor 
dropped nearly 50% after the gate oxide breakdown. This can be qualitatively explained 
by scattering theory. 
The conduction band of Si has six equivalent ellipsoids located along the ~ lines (these 
are the (100) axes) about 85% of the way to the zone edge at X [14]. Scattering within 
each ellipsoid is limited to acoustic phonon and impurities, as the intravalley optical 
process is forbidden. 
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4.5.1 The Important Scattering Equations 
Phonon distort the crystal lattice and create three kinds of potential energy changes: 
deformation potential, piezoelectric potential and polar optic potential. 
The scattering rate for deformation potential is given by [15]: 
dp 
'ttot 
(4.22) 
where 8 1 is deformation potential, p is crystal density, v, = wqfq (liwq is the phonon 
energy) and rto,dp is the relaxation time associated with the deformation potential scattering. 
Piezoelectric potential scattering occurs predominately at relatively low temperature 
and can be largely ignored at room temperature. 
The optical scattering rate can be expressed as: 
in which D is a macroscopic deformation field, and Nq is the phonon occupation number 
[15, p.89]. 
The impurity scattering rate can also be shown to be: 
1 ~ 16rc2m • e4k f wdw 
't~ot li3Vol€~ 0 (2k2w2 +l/€)2 (4.24) 
The rate given in eq.(4.24) is for a single impurity (also single charged). In real 
situations, a multiplying factor N1 (which is equal to the impurity number) should be 
introduced. 
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In the channel of a MOSFET, surface roughness scattering must also be considered. 
The scattering rate is determined by: 
(4.25) 
in which .6. is the r.m.s. height of the fluctuation in the interface, L is the correlation 
length for the fluctuations (i.e. average distance between 'bumps' in the interface), and 
10 and 11 are modified Bessel functions. 
4.5.2 Scattering Rates and Mobility 
The relationship between scattering rate and the effective mobility can be written as: 
1.1 = 
m* 
(4.26) 
where Ilrto,ru' is the overall scattering rate for all important scattering mechanisms. If these 
scattering mechanisms are independent, then 
1 NI 1 
:::; + + ••• 
all 1 ac 
't' tot 1' tot t' tot 
(4.27) 
The gate oxide breakdown would be expected to change the states of the channel. 
Firstly, more impurity scattering centres are induced in the channel and increase the 
impurity scattering. Secondly, the correlation length for the fluctuations L decreases and 
hence the surface roughness scattering increases. Thirdly, a deformation potential increase 
is expected after the Si/Si02 interface is damaged, causing an increase in the deformation 
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potential scattering. 
It is not clear which of these factors contributes most to the decrease in mobility. A 
proper discussion of events is beyond the scope of this thesis. 
The total scattering rate. therefore increases after the oxide breakdown. Thus the 
effective mobility decreases, together with the conductivity of the transistor. This effect 
is clearly observed in the data in Fig.3.16 and 3.24. 
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CHAPTERS 
PSPICE Simulation 
5.1 Introduction 
This chapter is devoted to studying the effects of Gate Oxide Short (GOS) upon a 
simple circuit, and to understand the operation of damaged circuits with help of computer 
simulation. Finally a possible mechanism for detecting the presence of a GOS is proposed. 
5.2 MOSFET Theory 
5. 2.1 Introduction 
The Metal-Oxide-Semiconductor Field Effect Transistor (MOSFET) is a three-terminal 
device in which the current between two terminals is controlled by a control input applied 
to the third. Unlike the bipolar transistor, however, field-effect devices are controlled by 
a voltage rather than by a current. They are unipolar device, i.e., the current involves 
only majority carriers. 
MOSFETs are characterised by a high input impendence, since the control voltage is 
applied across an insulator. Hence, these devices are particularly well suited for controlled 
switching between a conducting state and a nonconducting state, and are therefore useful 
in digital circuits. Millions of MOSFETs are commonly used together in today's electronic 
equipment. 
5.2.2 Basic Operation of MOSFET 
The basic MOS transistor is illustrated in Fig.5.1. This particular device is nMOS 
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enhancement mode, in which ann-type channel formed on a p-type Si substrate. Then+ 
source and drain regions are diffused or implanted into the relatively lightly doped p-type 
substrate, and a thin oxide layer separates the AI metal gate from the Si surface. No 
current flows from drain to source without a conducting n channel between them, since 
the drain-substrate-source combination includes oppositely directed p-njunctions in series. 
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Figure 5.1: An enhancement-type n-channel MOS transistor: cross section of the 
device, schematic illustration of the induced n-channel and the depletion 
region near pinch-off and drain current-voltage characteristic as a function 
of gate voltage. 
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When a positive voltage is applied to the gate relative to the substrate (which is 
connected to the source in this case), positive charges are in effect deposited on the gate 
metal. In response, negative charges are induced in the underlying Si, by the formation 
of a depletion region and a thin surface 'inversion' region containing mobile electrons. 
These induced electrons form the channel of the FET, and allow current to flow from 
drain to source. As Fig.S .1 suggests, the effect of the gate voltage is to vary the 
conductance of this induced channel for low drain-to-source voltages. For a given value 
of V Gs there will be some drain voltage V os for which the channel 'pinches off' at the 
drain. Beyond this point the current becomes saturated, and it remains essentially constant. 
In general, the positive gate voltage of an n-channel device must be larger than some 
value VT before a conducting channel is induced (such as that shown in Fig.5.1), 
however, some n-channel devices have an implanted channel with zero gate voltage, and 
in fact a negative gate voltage is required to turn the device off. Such a 'normally on' 
device is called a depletion-mode transistor while the more common 'normally off' device 
is called a enhancement-mode transistor. 
5.2.3 A Mathematical Model of the MOSFET 
5.2.3.1 Threshold Voltage VT 
An important parameter of a MOS transistor is the threshold voltage V T> which is the 
minimum gate voltage required to induce the channel. The zero substrate bias threshold 
voltage VTO (i.e. V8s=O) can be expressed as Equation 5.1 below 
V. = ~ - Ql 
7V "" c. 
I 
(5.1) 
where cJ?ms is the effective work-function difference between gate and substrate, Qi is the 
total space-charge in the insulator, c/Jp is the Fermi-potential in the bulk Si and Qd is the 
total depletion layer charge when the surface potential equals to 2cfJp. 
Thus the voltage required to create strong inversion must be large enough to first 
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achieve the flat band condition (.Pms and Q/Ci tenns), then accommodate the charge in the 
depletion region (QiCi), and finally to induce the inverted region (2</lp). Eq.5.1 accounts 
for the dominant threshold voltage effects in typical MOS devices. 
For the case of V85 ~0, threshold voltage becomes 
(5.2) 
in which the third tenn is the voltage required to accommodate the charge in the depletion 
region (QiCi). 
5.2.3.2 Drain Current 
It is impossible to obtain an analytical solution for MOSFET drain characteristics. 
However, based on the depletion approximation, an approximate expression can be 
obtained: 
The mobile charge in semiconductor, i.e. inversion charge can be expressed as 
(5.3) 
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Figure 5.2: Schematic view of the n-channel region of a MOS transistor under bias 
below pinch-off, and the variation of voltage V x along the conducting 
channel. 
With a voltage V os applied, there is a voltage drop V x from each point x in the 
channel to the source (Fig.5.2). Thus the surface potential </>,(x) is that required to achieve 
strong inversion (2</>F) plus the voltage V., and the mobile charge in the channel at point 
xis: 
The conductance of the differential element dx is P.n *Q.(x)Z/dx, where Z is the channel 
width and P..' is the effective mobility of carriers in the inversion and independent of field. 
At point x: 
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(5.5) 
Integrating from drain to source, 
2 .j2e qN l l ) 
s a [(V + 2cj> )2 _ (2cj> )2] 3 C DS F F 
i 
(5.6) 
The drain characteristics resulting from the above equations are shown in Fig.5 .1. For 
low V 05 , as the drain voltage is increased, the voltage across the oxide decreases near the 
drain, and Qn becomes smaller there. As a result the channel becomes pinched off at the 
drain end, and the current saturated. The saturation condition is approximately given by 
(5.7) 
The drain current at saturation remains essentially constant for larger values of drain 
voltage. Substituting Eq.(5.7) into Eq.(5.6): 
(5.8) 
5.2.3.3 Transconductance and Conductance in MOSFET 
The gate transconductance, which is defined by: 
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(5.9) 
can be evaluated from Eq.(5.6). For I V05 I ::; I V Gs-VT I it is given by 
(5.10) 
The transconductance in the saturation range ( I V os I :<!: I V Gs-V T I ) can be obtained 
approximately by differentiating Eq.(5.8) with respect to the gate voltage: 
(5.11) 
The drain-source conductance is defined by 
(5.12) 
and 
For zero drain-source voltage, Eq.(5.13) reduces to 
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c. •z 
I = ,l-£n (V - V\ gds Vru.o L GS Tl (5.14) 
These equations represent an ideal 'first-order' model of a MOSFET. More advanced 
'second-order' models are available in the PSPICE library described later. 
5.3 MOSFET Models in PSPICE 
5.3.1 Introduction to PSPICE Simulator 
PSPICE is a member of the SPICE (Simulation Program with Integrated Circuits 
Emphasis) family of software packages. The programs in this family come from the 
SPICE2 circuit simulation program developed at the University of California at Berkeley 
during the early 1970's. PSPICE, the first SPICE-based simulator available on the IBM-
PC, was commercially released in 1984. 
PSPICE is used to simulate and test circuits containing both analog and digital 
components, eliminating the need to build hardware prototypes. The temporal response 
to different inputs, of varying frequency, together with other details such as noise can be 
conveniently calculated for any specified circuit. 
The input circuit file normally includes three parts: device descriptions, model 
definitions and analysis commands. Each device in the circuit is represented in the input 
file by one line and the format is: 
1) the device name, 
2) 2 or more nodes, 
3) a model name (not all devices have this), 
4) 0 or more parameter values 
Many devices used models to assign values to the various parameters which describe the 
device. The .MODEL statements have the form 
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.MODEL name name type (parameter=va!ue parameter=value ... ) 
Analysis commands specify the analyses which PSPICE will perfonn on the described 
circuit. All the commands start with a'.' note. Various analyses are available in PSPICE 
including: DC sweep of an input voltage (.DC), frequency response calculation ( .AC), DC 
sensitivity calculation (.SENS), transient response(. TRAN) etc. An example of a analysis 
command is: 
.DC Vgs -5V 5V O.IV 
In PSPICE, a nested sweep is available as 
.DC Vds 0 10 V O.IV Vgs 0 5V IV 
In this statement, the first sweep would be the 'iffiler' loop: the entire first sweep would 
be done for each value of the second sweep. Thus the Id, - Vds characteristics could be 
printed out after this command. 
Ruffiling PSPICE is straightforward. Execute PSPICE by using the following 
command fonnat: 
PSPICE <input file> [<output file> [<Probe data-file>]] [/B] [/PS= <corn port>] 
When the running is complete, PSPICE generates an output file with all the simulation 
results in it. There are several ways to output the simulation results: direct output, print 
tables and plots. The print tables could be saved as an ASCII file and imported to LOTUS 
1-2-3 spreadsheet or Freelance for further data analysis or graphical presentation. 
5.3 .2 MOSFET Models 
As shown in Fig.5.3, the MOSFET is modelled as an intrinsic MOSFET with ohmic 
resistances in series with the drain, source, gate and bulk (substrate). There is also a shunt 
resistance (RDS) in parallel with the drain-source chaffilel. The various capacitors (Cgb• 
Cgd• etc.) represent the capacitances associated with oxide, depletion layers and packaging. 
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Figure 5.3: MOSFET model in PSPICE. 
PSPICE provides a choice of four MOSFET device models, which differ in the 
formulation of the I-V characteristic. 
Level 1 model is based on an model which developed first by H.Shichman and 
D.A.Hodges [4]. This first order model is particularly useful for the analysis of 
monolithic integrated switching circuit. The model is equally applicable to both 
enhancement-mode and depletion-mode devices, whether p-channel or n-channel. 
Simulation results are valid for any combination of terminal voltages that do not cause 
electrical breakdown in the actual device. 
The DC equations for the devices are the same as described in Section 5.2.3. Average 
values of device capacitances (rather than voltage-dependent representations) are used in 
the gate-channel capacitors Cg,Cgd and Cgb· 
Second-order effects [3] become important when the channel lengths are below 5J1m, 
especially if the supply voltages are kept at the 5V level. An analytical one-dimensional 
model which incorporates most of the second-order effects of small-size devices is 
available as the level 2 MOS model in PSPICE [5]. 
The threshold voltage can be expressed as 
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(5.15) 
where 
(5.16) 
is the corrected built-in voltage for narrow channel [5], and 'Ys is the corrected GAMMA 
for short-channel with static drain-to-gate feedback [5]. 
Ys = GAMU4(1 - a5 - aJ (5.17) 
where an and as are the correction factors for the depletion charge at the drain and source 
respectively. DELTA and GAMMA are parameters of the model in PSPICE. 
The drain current of the level 2 model is slightly modified and includes the effect of 
the bulk charge and charge-oriented models based on the actual distribution of charge in 
the MOS structure and its conservation is used for the capacitances. 
A small geometry MOSFET, defined as a transistor with Ls211m and Ws211m is 
characterized by the following features: threshold voltage sensitivity to the length and the 
width of the device due to the two-dimensional nature of potential distribution; threshold 
voltage sensitivity to the drain voltage due to the drain induced barrier lowering; relaxed 
transition between linear and saturation regions, and reduced saturation voltage/current 
due to the velocity saturation of hot electrons. 
Level 3 MOS model has been developed to address the above features and the 
computational efficiency. 
An expression for V T which sums up the above features is formulated as 
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where u is the coefficient of static feedback and 
Q 
a= ETA--
cp (5.19) 
and 0 is the empirical constant which is 8.15·10.22 (Fm) and Fs is the correction factor 
of short channel effect. 
Level4 MOS model parameters are all obtained from process characterisation and can 
be generated automatically [6]. 
5.4 Simulation Results for MOSFETs with Gate Oxide Short 
5.4.1 Models for MOSFET with Gate Oxide Short (GOS) 
Two different equivalent circuits for the MOSFETs with GOS have been developed 
in the past few years. One is proposed by J.A.Segura et al. [7] and shown in Fig.5.4. 
01 02 
D 
G 
Figure 5.4: A circuit level model for Gate Oxide Short defects in the channel zone in 
ann-channel MOSFET, proposed by J.A.Segura et al. 
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In this approach (hereafter referred to as model 1), the GOS is represented by a 
rectifying barrier, B, between the gate and the channel. The barrier B is characterised by 
a threshold voltage, a breakdown voltage and forward and breakdown resistances (V,, 
V8R, Rp, R8J. The PSPICE description for this GOS-fault nMOS device is: 
.SUBCKT Faulty_ NMOS 3 I 0 0 
MOSNI 2 I 0 0 NMOS 
MOSN2 3 1 2 0 NMOS 
DIODE 2 l D 
.ENDS SUBCKT 
M.Syrzycki presented another approach (model 2) for both n-channel and p-channel 
MOSFETs with GOS [8]. In the case of n-channel MOS transistor, the gate oxide short 
structure is shown in Fig.5.5(a) and may be represented by a model shown in Fig.5.5(b). 
The conducting path between the gate and the channel is represented by the gate oxide 
short resistor Rgos· The junction between the n + spot and the substrate is mode led by the 
diode D1, and the resistors R1, R2 , R3, R4 represent the resistance of then+ spot in the 
direction parallel to the drain current flow. The latter resistors model the size and the net 
doping level of then+ spot. They may be of a significant value for relatively large spots 
of missing gate oxide, although they may also be negligible for most tiny GOS caused by 
the gate oxide breakdown. 
gate 
n+-polysilicon 
Rgos 
gate gate ~oxide 
oxide short 
---- ! ··t·· 
n+ n-e annel 
D1 
p-well 
substrate 
(a) (b) 
Figure 5.5: The structure of the gate oxide short in: (a) an n-channel MOS transistor 
and (b) the model of this gate oxide short. 
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If one assumes a simplified lumped-element model of the MOSFET, a MOS transistor 
with rectangular gate and W /L > > 1 which contains a GOS can be represented by the 
equivalent circuit of Fig.5.6. 
G 
;:::::;-M 1 
I 
s D gate ;:::::; oxide -'::: 
s"Mz short ~ model w Wd ul 
l -o 'I ,.b_2 
-L-
D 
"' 
M2 
"' w K I*(W-Wd) K2•Wd K2*Wd 
L K1•L K2'1.1 K2*1...2 
(a) (b) 
Figure 5.6: A simplified lumped-element model of a rectangular gate MOSFET with 
gate oxide short. (Kl and K2 are scaling constants which take into account 
short-channel effects in the defective transistors, if necessary.) 
Combining the gate oxide short structure together with the simplified lumped-element 
model, ann-channel MOSFETwith GOS can be modeled by the circuit shown in Fig.5.7. 
G 
-L M1 
I 
Rgos 
-~ R 1 R2 -L.. I I 
s M2 
• ~ M3 D 
B 
Figure 5. 7: Model of an n-channel MOS transistor with gate oxide short. 
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Using the same procedure as for n-channel MOSFET above, the model for p-channel 
MOS transistor can be derived (see Fig.5.8). 
G 
M1 
Rgos 
06 04 
s 0 
01 
02 
B 
Figure 5.8: Model of the p-channel MOS transistor with gate oxide short. 
5.4.2 Simulation Results for Transistors with GOS 
Simulations were performed for both models described above. Three circuits were 
described in each PSPICE input file, the first of which represented an undamaged 
MOSFET, whose parameters were selected to fit the characteristics of the MOSFET prior 
to breakdown. The second circuit represented a MOSFET with a GOS modeled by 
Syrzycki's model. The third and final circuit described a MOSFET with a GOS modeled 
by Segura's model. 
Initially, lg - Vg characteristics of the three MOSFET models were simulated. The 
parameters of the devices in the equivalent circuits were chosen to fit the experimental 
results obtained from MOSFETs in Chapter 3 (Fig.3.22). The simulation results were 
produced by linearly sweeping the gate voltage Vg and recording the gate current lg. 
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Figure 5.9: Simulation results of Ig- Vg for a good MOSFET, a MOSFET with a GOS 
modeled by the Segura model (model!), a MOSFET with a GOS modeled 
by the Syrzycki model (model2). 
For model 1, the reverse breakdown voltage and series resistance were crucial 
parameters which defined the shape of gate leakage characteristic. A 200K!l resistor was 
inserted in series with the intrinsic diode in order to produce good agreement with the 
experimental positive gate current. Although this required a sacrifice in the accuracy of 
the negative current characteristics, such agreement was not important in this case. The 
reverse breakdown voltage of the diode was set to 1 V. 
For model 2, the threshold voltages of M2 and M3 and the value of Rg0, were 
sensitive to the shape of the gate current characteristic. A very good agreement could be 
reached by carefully choosing these parameters. The three simulated ~ - V g curves are all 
shown in Fig.5.9. 
Next, the Ids- Vds characteristics were simulated in PSPICE using the same parameter 
values determined in the former simulation. However, in order to agree well with the 
experimental results, the transconductance coefficient KP was reduced from 40 ·10·6 
(amp/volf) to lH0-6 (amp/volf) during breakdown. This is an important effect which 
has been explained in Chapter 4. The sizes of M2, M3 in model 2 and Ql, Q2 in model 
1, all of which were determined by the position and the size of the short, were found to 
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be sensitive to the intersection of the drain current curves. 
Simulation results of the good MOSFET are shown in Fig.5.10, the results for 
MOSFET with GOS are shown in Fig.5.11 (left: model 1, right: model 2). The source 
and substrate electrodes of the three MOSFETs were grounded in this simulation. 
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Figure 5.10: Simulation results of lds- Vd, for a good MOSFET. 
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Figure 5.11: Simulation results of Id, - Vds for a MOSFET with GOS. 
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5.5 Simulation Results of the nMOS Inverter with GOS 
5.5.1 Introduction to Inverter 
The inverter is amongst the simplest of all logic circuit, and usually consists of two 
transistors. The pull-up transistor supplies charge to the load capacitor when the output 
goes from '0' to '1 ', while the pull-down transistor draws the charge away when the 
output goes from '1' to '0'. If both of the transistors are n-channel, the circuit is an 
nMOS inverter, while if both were p-channel it would be called pMOS inverter. A CMOS 
(Complementary MOS) inverter has one n-channel transistor and one p-channel transistor. 
Since the inverter is one of the most commonly used logics, forming the basis of a 
large number of circuits, it is important to understand how its parameters would drift as 
a result of breakdown in one of the transistor's gate oxides. 
5 .5 .2 Delay and Power 
Gate propagation delays are produced because the voltage across the capacitance does 
not rise or fall instantaneously. It will take a period of time t, (charge delay) or td 
(discharge delay) for the voltage across a capacitor to rise or fall respectively to the 
required voltage. For a simple RC series circuit, the quantity RC (which has the 
dimension of time) is called the time constant and is equal to the time for capacitor to 
charge to 63% of its maximum value. 
MOS networks are more complicated than simple RC circuits. Firstly, the resistance 
of a MOS transistor is a nonlinear function of its terminal voltages, the type of the 
transistor (p-, n-, enhancement or depletion), and the context of its use (pull-up, pull-
down, or pass transistor). Secondly, static and dynamic values of the resistances need to 
be distinguished in order to perform precise calculations. Thirdly, capacitances in MOS 
circuits also depend nonlinearly upon the terminal voltages. 
However, the relationship in Eq.(5.20) is always true for the case of an nMOS 
inverter circuit low-to-high transition shown in Fig.5.12. 
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Figure 5.12: Low-to-high transition in an nMOS inverter circuit. 
(5.20) 
where I1 = Ipu - Ipd· 
By making several simplifying assumptions [9], the charge delay time t. can be 
derived as 
(5.21) 
where tout is the time when the output voltage V out of the circuit crosses a predefined 
output threshold voltage V1"" and similarly t1n is the time when the input voltage crosses 
V1,. V1nv is defined as the output voltage of an inverter when the output and input of the 
inverter are connected together, i.e. , V out = V;. = V Inv. 
Similarly, the discharge delay td for high-to-low transition can be written as 
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where V10 is the low (logic '0') output voltage, {3d == (p,E0/T0J(W/L) for the pull-down 
transistor, and VTd is the threshold voltage of the pull-down transistor. 
Very simple expressions for time delays in a CMOS inverter have been derived [9] 
as 
(5.23) 
and 
(5.24) 
Power consumption is another important parameter in integrated circuits. In an nMOS 
inverter, the instantaneous power is V dd ·Idso where l.!, may be found by applying the 
appropriate drain current equation to the pull-up transistor. In an nMOS inverter, there 
is no significant current drawn from the supply when the input is low (logic '0'), since 
the pull-down transistor is off. However, a sizeable current flows in the inverter when the 
input is high (logic '1 ') since both transistors are on. If a depletion MOSFET is employed 
as pull-up transistor, the static current draw from power is Id, == f3u '(-V.r.Y, and hence the 
total static power in this nMOS inverter is f3u"(-V Tu)Z·V dd· Dynamic power is more 
complicated since the drain current of the pull-up transistor is a non-linear function of the 
input voltage. 
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5.5.3 Simulation Results of nMOS Inverter 
Simulations of an nMOS inverter similar to that used in the experiments were 
performed. The dimensions were set to the nominal values of the real devices, while the 
other parameters for the good devices were extracted from the experimental results (see 
Fig.3.15 & 3.16). The parameters for the transistor with GOS were the same as they were 
in the discrete transistor simulations. 
The DC simulation results are shown in Fig.5.13. 
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Figure 5.13: DC simulation results for the nMOS inverter. 
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If these curves are compared with the experimental voltage transfer characteristics in 
Chapter 3 (Fig.3.19), a good correlation can be seen to exist. 
Transient characteristics of the inverter were examined by applying a square waveform 
to the inputs of the inverter and the resulting outputs are shown in Fig.5.14. 
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Figure 5.14: Transient characteristics of the nMOS inverter from the PSPICE 
simulation. 
Again, a very good agreement was found between the simulations and the 
experiments. 
5 .5 .4 Conclusion 
Although in transistor level simulation results from model 2 are more accurate than 
those from model!, the results for circuit level simulations are exactly the same (even for 
circuit shown in Fig.5.17). Consequently, although Syrzycki's model is more accurate for 
transistor-level simulations, Segura's model is more suitable for circuit level simulations 
due to its simplicity. 
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5.6 Test Consideration of MOS circuits with GOS 
5.6.1 CMOS Inverter 
A CMOS inverter consists of a series-connected complementary pair of transistors 
connected between the power supply rails, Vdd and Vss. Both gates of the transistors are 
connected together to form the input of the inverter, while the drains are similarly 
connected to form the output. The structure is shown in Fig.S .15. 
n-substrate 
Figure 5.15: The cross-section of a metal-gate CMOS inverter circuit. 
In a CMOS inverter, in either of its static states, one transistor is always in the 'OFF' 
state, and hence the static current from power supply is only the leakage current of the 
OFF transistor (of the order of 10'11A [10]). 
When a GOS occurs in either the n-channel or the p-channel transistor, a short occurs 
between the gate and the channel, source or drain. In the case of two cascaded CMOS 
inverters as shown in Fig.5.16, where the GOS is in the N2 transistor, the extra current 
drawn from the supply would contribute to the static power current when the input is logic 
'0'. Many experimental measurements of this extra current have been published [8,10]. 
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and are generally in the range lQ-9 - 104 A. The static power current is several orders of 
magnitude greater than that of the same CMOS structure without the GOS fault. Thus 
measuring the static Idd is a very easy and effective way to detect GOS in CMOS logic 
circuits. 
p 1 
JJ 1 11 
N 1 
Figure 5.16: Two cascaded CMOS inverters with a GOS in one of the transistors. 
5.6.2 NMOS Inverter 
In nMOS inverter circuits, however, there is a continuous current drawn from power 
for a GOS-free circuit when input is logic '1'. In a cascaded pair of nMOS inverters, the 
extra current induced by a GOS is smaller than the order of magnitude GOS-free power 
current. Hence, no conclusion about the existence of GOS could be reached by measuring 
the Idd· 
According to the experimental results in Section 3.4.4, significant changes occurred 
in the transistor's drain current and threshold voltage after gate oxide breakdown. From 
the circuit delay theory in Section 5.5 .2, a visible change in delay time would be 
expected, and has indeed been observed in the experimental data of Fig.3.21. 
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4.6.3 Other CMOS Logic Circuits 
A 
D 
C(A XOR B) 
B 
Figure 5.17: Transmission gate intensive NXOR logic gate. 
PSPICE simulation was then performed on a transmission gate intensive NXOR logic 
gate with one of the transistors suffering from a GOS. The circuit is shown in Fig.5.17 
and the GOS-fault transistor is circled with a broken line. 
Simulation results are shown in Fig.5.18. The solid lines represent the case where all 
the devices are GOS-free, while the broken lines represent the case in which one of the 
transistor has a GOS. The simulation from both models are the same. 
The simulation results in Fig.5.18 clearly show that although the difference in output 
'low' level at node C is lost at node D, the time delay passes to the next gate and 
ultimately reaches the primary output. 
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Figure 5.18: PSPICE simulation results (left: output waveform at node C where the 
logic output is A XOR B; right: output waveform at node D where the 
logic output is A NXOR B.). 
5.6.4 Conclusion 
Although the measurement of static current from power supply is a simple way to test 
for the presence of GOS, it does not work for all the cases. However, a GOS introduces 
an extra delay in signal transition from input to output and consequently the transient 
response of the output is an effective alternative test for the existence of a GOS. 
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CHAPTER6 
Conclusions 
MOS gate oxide breakdown is studied in this thesis. The experiments were limited to 
a single 4" p-type silicon wafer. The structures of the device under test (DUT) include: 
MOS capacitors, MOSFET networks and nMOS inverter circuits. After characterisation 
of the devices, constant voltage stresses were applied to the gates of the DUT to cause 
dielectric breakdown of the oxides. 
The experimental results may be summarised by: 
(i) The failure distributions appear to be bi-modal, with distinct 'early' and 'late' 
failure categories. The ratio of 'early' failures to 'late' failures increased with increasing 
stress voltage. The distributions are lognormal in shape. 
(ii) Limited correlation exists between the times-to-breakdownofMOSFET and MOS-
C structures fabricated upon the same die. 
(iii) For enhancement n-channel MOSFETs, several parameters drift after the gate 
oxide breakdown. The threshold voltage increases from 1.55V to 2.30V while the mutual 
transconductance gm of the transistor drops from 4.1·104 (Q-1) to 2.2·104 (0.1), this is 
likely to be due to an increase in scattering in the channel. 
(iv) An extra time delay is found in an nMOS inverter circuit, together with some 
slight changes in DC transfer curves, after the pull-down transistor is subjected to the 
constant voltage stress. 
One of the main objectives of this work was to understand the time profile of the 
oxide tunelling current. It is found that this profile strongly influences the observed time-
to-failure distributions and may be understood by considering trap dynamics. 
Both electron and hole trapping are observed to occur during stressing. Trapped 
electrons are believed to be formed by the capture of injection electrons both in the pre-
existing electron traps in the oxide and in the traps that are generated during the high field 
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stress. Positive trapped charges are believed to be formed by means of a direct tunnelling 
between the anode and the trap sites near the Si02/Si interface. Based on the above charge 
trapping mechanisms, a mathematical model is proposed which shows good agreement 
with the experimental results. 
An important side effect of the current profile is a time variation of the 'constant' 
oxide voltage. This can significantly affect the apparent ratio of 'extrinsic' to 'intrinsic' 
failures. 
The second objective of the work was to investigate some of the consequences of 
defective devices reaching the market place. 
PSPICE simulations were performed on MOSFETs and on nMOS inverter circuits. 
Two models for a MOSFET with GOS were used in the simulations. Syzrycki's model 
is more accurate in transistor level simulation, however, Segura's model is preferred in 
circuit level simulation for its simplicity. 
In order to detect a GOS in an MOS circuit, the measurement of the static current 
from the power supply is a simple way for the test of GOS, although it does not work in 
all the cases. However, a GOS also introduces an extra delay in signal transition from 
input to output and consequently the transient response at output is an effective way to test 
the existence of GOS. 
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APPENDIX 
Reproductions of Published Papers 
This appendix reproduces a series of papers, written by the author, which 
relate to the work of this thesis. 
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ABSTRACT 
Constant voltage stresses were applied to MOS 
capacitor structures and the resulting tunnelling 
current profiles were recorded. It was found that 
hole trapping occurred ou!y during the first few 
seconds of the stress, while the electron trapping 
occurred throughout the stress period. A quantitative 
model for charge trapping during the build-up stage 
is presented and is shown to agree well with the 
experimental current profiles. 
l.INTRODUCTION 
Gate dielectric breakdown is a major cause of 
MOS circuit failure, especially in very large scale 
circuits. It has been widely accepted that oxide 
breakdown is triggered when the accumulation of 
trapped holes in the oxide reaches a critical value. 
A proper understanding of charge trapping is 
therefore vital if an accurate breakdown model is to 
be developed. 
The build-up stage of the dielectric breakdown 
starts when electrons enter the oxide conduction 
band by means of the Fowler-Nordheim tunnelling 
mechanism. The tunnelling current is exponentially 
dependent upon the cathode electric field, which is 
affected by the trapped charges. The investigation 
reported here focuses on the tunnelling current 
profile, from which the charge trapping model is 
proposed. 
The phenomenon of the charge trapping in 
thermally grown Si02 has been a subject of many 
investigations. Liang and Hu (Ref.!) presented a 
mathematical model of electron trapping and trap 
generation in silicon dioxide. Chen et al. (Ref.2) 
reported that holes were trapped after they were 
generated by high-energy electrons, while Jenq 
(Ref.3) suggested hole trapping was the result of 
direct tunnelling between the anode and the trap 
sites. 
New experimental data is presented in this paper 
and a mathematical model of charge trapping in 
Si02 is proposed. 
2. EXPERIMENTAL RESULTS 
Experimental studies were limited to a single 4" 
< 100 > p-type Si wafer, containing 215x268,um 
MOS capacitor structures. The oxide thickness of 
the capacitors had a mean value of 41.42nm and a 
standard deviation of 0.!6lnm. 
Constant voltage stress was generated by a 
Hewlett Packard HP4145B parametric analyzer and 
applied to the devices-under-test (OUT) between the 
gate and substrate terminals. Throughout the 
experiments, the gates were stressed negatively with 
respect to substrate and the oxide current was 
monitored by the analyzer as a function of time. 
During the first set of experiments, relatively 
low stress voltages (-39V,-39.5V and -40V) were 
applied to the devices. The resulting tunnelling 
currents (Fig.!) increase from their initial values to 
a maximum, before decaying with time. 
Subsequent experiments, performed using 
higher stress voltages ( -42V and -43V), showed 
tunnelling currents which appeared to decay from 
the very beginning (Fig.2). 
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The tunnelling current profiles may be 
characterised by two parameters: (i) the maximum 
current and (ii) the time at which this current is 
reached. The variation of these parameters with 
stress voltage is shown in Figs.3 and 4. 
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The logarithm of the maximum tunnelling 
current varies linearly with 1/E at lower fields (in 
accordance with standard tunnelling theory (Ref.4)), 
and saturates at higher fields (Fig .4). 
3. MATHEMATICAL MODELLING 
The oxide current is determined by the Fowler-
Nordheim equation (Ref.4): 
__ B_ 
J(t) = AE;.,(t) e EaJfJ (1) 
where J(t) is the tunnelling current density, E", is 
the cathode field and A and B are constants. The 
profile of tunnelling current in Fig.! can be 
understood from a consideration of the charge 
trapping mechanism and its effect upon E"1(t). 
3.1 Negative charge trapping 
The non-saturating tunnelling current decay 
observed in Figs.! and 2 suggests a continuous 
generation of electron trap sites. From first order 
rate equation, the trapped electron density Q,- can 
be determined using the model of Liang and Hu 
(Ref.!) 
(2) 
where a and a, are the respective capture cross-
sections of pre-existing traps and newly generated 
traps, and, N.,. is the pre-existing trap density and g 
is the trap generation rate. 
3.2 Positive charge trapping 
The increase of oxide current in Fig.! can be 
explained as a consequence of positive charge 
trapping. Since the current increase is very rapid, it 
is believed to be formed by direct hole tunnelling 
between the anode and the trap sites near the Si02/Si 
interface (Ref.3). The increment of trapped charge 
in time interval dt is given by 
where J,.,, is the hole tunnelling current. The latter 
may reasonably be assumed to have a F-N type 
dependence upon anode field E., and to be 
proportional to the density of available hole traps in 
the anode (Ref.5), i.e. 
(4) 
where N1,. is the total density of hole traps and C 
and D are constants dependent upon structure of the 
anode/oxide/trap system. The factor in parenthesis 
causes the trapping to slow as the available number 
of states decreases, and to tend to 0 as Q, + -+ qN,,.. 
The oxide field profile changes when charges 
are trapped within the dielectric. If we assume sheet 
charges located at their respective centroids, then 
the electric field at cathode will be given by: 
v.% 
- ( 1 - ~) o;, Ecat = 
TO% Tox €ox (5) 
+ ( 1 xP) o:, 
TOX eox 
in which Q,. + and Q,· are the magnitudes of the 
trapped hole and electron densities, x, and x, are the 
respective centroids of Q, + and Q,.· and T, is the 
oxide thickness. The voltage across the bulk Si 
resistance ( z 250!l) is much smaller than the stress 
voltage increment (•0.5V) and was therefore 
ignored in the model. 
The effect of trapped holes on the anode field 
can be expressed as: 
Simultaneous numerical solution of equations ( 1-
6) allows the tunnelling current to be calculated. 
Parameters were given values consistent with earlier 
publications, with the exception of N1,,. which was 
adjusted in order to obtain an optimal correlation 
with the experimental data. The results are shown in 
Fig.5 and Fig.6. 
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The results in Fig.2 and Fig.3 can also be 
explained by this model. Firstly, since the density of 
available traps is fixed, the time required to fill 
them decreases linearly with increasing current and 
hence exponentially with increasing voltage (Eqn.4). 
Secondly, the rapid hole-trap filling at high fields 
( -!Oms for -42V stress) lies beyond the time-
interval of the parametric analyzer (which was set to 
lOOms throughout these experiments). Hence the 
maximum recorded current lies within the decay-
portion of the current profile, where the electron 
trapping compensates the trapped hole charge. The 
apparent maximum current therefore increases less 
rapidly with increasing field, as shown in Fig.3. 
4. CONCLUSION 
Dielectric breakdown in MOS devices appears 
to be triggered by the accumulation of holes in oxide 
trap states. The build up of these trapped holes may 
be monitored by studying the current through the 
oxide. Fig.! clearly show the effects of charge 
trapping. 
This paper presents a simple physical model to 
describe such effects. In the model, the initial 
current rise is dominated by the tunnelling of holes 
from the silicon valence band directly into trap 
states located near the Si/Si02 interface. This 
mechanism soon appears to saturate, after which the 
slower electron trapping begins to dominate, causing 
the observed tunnelling current decay. 
Despite the fact that hole tunnelling into such 
traps is poorly understood, and the relative 
simplicity of the model, a reasonable agreement is 
found between calculated and measured currents. 
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ABSTRACT 
Gate oxide shorts (GOS) represent a reliability 
threat in MOS based ICs and commonly used static 
tests for such shorts are not always effective. In this 
paper, a GOS was intentionally induced in an 
inverter circuit resulting in an extra time delay 
which is passed on to the output pin. Using a simple 
model for the defective oxide PSPICE simulations 
were performed and a good agreement was achieved 
between the experimental and simulation results. As 
a result, a simple dynamic test, measuring the signal 
delay through the circuit also may indicate the 
presence of a GOS. 
1. INTRODUCTION 
Gate oxide shorts in MOS transistor circuits 
have long been recognised as a serious reliability 
problem, especially for scaled-down devices (Ref.!). 
They can be caused either during manufacturing 
process or by electrostatic discharge (ESD) after 
packaged. A large amount of research has been 
carried out, both experimentally and theoretically. 
GOS defects cannot be detected by electrical test 
programs based on stuck-at fault models since the 
circuits with GOS defects generally do not lose their 
function. However, electrical parametric changes do 
occur after GOS present in circuits. 
GOS fault can be easily detected in CMOS 
circuits by measuring the static power current, 
however, this method does not work in nMOS 
circuits. In this paper, a simple dynamic test is 
proposed and its effectiveness is evaluated. 
2. STATIC TEST FOR GOS 
The most obvious characteristics for a M OS 
transistor with GOS is that there is gate current 
when the transistor is on. Since there is no static 
power dissipation in a GOS-free CMOS circuit 
(the leakage current is in the order of I o-" A 
(Ref.2)), the presence of GOS gives rise to a 
conductive path between the power supplies as 
shown in Fig.l. 
{ 
Figure 1: 
vdd 
P1 
"1" 
N1 
Schematic diagram of current 
drawn from power supply for a 
two-cascaded CMOS inverters 
with GOS defect in one of the 
transistors. 
This current varies from Hr' A to to·' A (Refs.l,2) 
and depends on the size and the extent of the oxide 
failure. Even the lightest GOS defect will increase 
the static power consumption up to 2 orders. Hence, 
static power consumption is a very effective way to 
detect GOS faults in CMOS inverter circuits. 
It would not be so simple for a very complicated 
logic circuits. However, it can be solved by 
measuring the power supply during the logic test 
procedure. 
However, problems arise for the detection of 
nMOS circuit with GOS since there is a static power 
dissipation even for a GOS-free circuit. In a two-
cascaded nMOS inverter GOS-free circuit, for any 
of the static states, both of the pull-up transistors are 
on and one of the pull-down transistors is on. This 
determines the static power current is the 'on' 
current of pull-up transistor. While the presence of 
GOS only adds a gate leakage current (in the order 
of JtA) to the power current. Consequently, if any 
of the transistors contain a GOS, no noticeable 
difference is detected. 
3. DYNAMIC TEST FOR GOS 
3 .I Theory of circuit delay 
In MOS circuits, the outputs at any internal node 
connect to the inputs of the next gate. The oxide 
between gate and channel in MOS transistors forms 
a capacitor C1 between the gate and substrate, such 
that the load at the internal node appears as C1• This 
internal circuit can be modelled as a circuit shown 
in Fig.2. 
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Figure 2: A nMOS inverter. 
The charge and discharge times t, and t, can be 
determined by equation (1,2). 
(2) 
Normally the transistor current characteristics 
degrades upon creation of a GOS, and since the 
delay time of a gate depends on both the load 
capacitance and the charge or discharge current, a 
change in time delay in expected. 
3.2 Test samples 
A 4" wafer containing a nMOS inverter as 
shown in Fig.2 on each die was used throughout the 
experiments. The wafer was held upon a brass 
chuck by a vacuum pump, and four adjustable 
microprober were used to access the device bond-
pads. The pull-up transistor is a depletion-mode 
transistor with a dimension of 517 (Jtm), while the 
pull-down transistor is a enhancement-mode 
transistor with a dimension of 15/3.5 (Jtm). 
3.3 Experimental procedure and results 
3.3.1 Characterisation of the pull-down transistors 
and nMOS inverters 
Measurement of the la - V 0 and 10s - V os 
characteristics of the pull-down transistors using the 
HP4!45B parametric analyzer: The gate current is 
only a noise in the order of nA magnitude and the 
drain current characteristics are shown in Fig.3. 
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Figure 3: 10s - V os characteristics of the 
pull-down transistor. 
Measurement of the DC transfer curve of the 
inverter: Both the output voltage and the supply 
current were recorded, and are shown in Fig.4 and 
Fig.5 (solid lines). 
Measurement of the transient characteristics of 
the inverter: A 300KHz square waveform from a 
THANSAR TG 102 pulse generator was applied to 
the input of the inverter and a HP5411 ID storage 
oscilloscope was configured to capture the output 
signal. The result is shown in Fig.6 (solid line). 
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Transient response of the inverter 
to a 300KHz square waveform. 
3.3.2 Oxide breakdown of the pull-down transistors 
In order to introduce the gate oxide short, a 
constant voltage stress (-44 V) from the HP4145B 
parametric analyzer was applied to the gate pad of 
the pull-down transistor. The stress was removed 
immediately after the oxide breakdown. 
3 .3 .3 Re-characterisation of the pull-down 
transistors and the nMOS inverters 
The oxide breakdown was confirmed by the gate 
current characteristics shown in Fig. 7. 
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10 - V 0 characteristics of 
the pull-down transistor 
after the gate oxide 
breakdown. 
After the measurement of gate current, all the other 
characteristics of the pull-down transistors and 
nMOS inverters were re-measured and are shown in 
Fig.4, Fig.5 and Fig.6 with dashed lines. 
3. 3.4 Experimental conclusion 
We still consider the two-cascaded nMOS 
inverters circuit: in the case of GOS-free circuit, the 
static power current is 32.43 +4.26 = 36.69 (p.A). 
Wbile with one of the pull-down transistor with 
GOS, the static power current is 32.1 +5.197 = 
37.297 (p.A). Thus, no conclusion can be made on 
the static current results. Although there is a 
noticeable difference in the output 'low' logic level, 
it will be lost through the next gate. However, from 
the transient response of the square waveform, the 
difference in the discharge time is clearly shown in 
Fig.6, also this will not disappear through successive 
gates and will ultimately reach the external output. 
4. SIMULATION RESULTS FROM PSPICE 
Syrzycki's model (Ref.3) as shown in Fig.S for 
MOSFET with GOS was used in the simulations. 
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Syrzycki's model for nMOSFET 
with GOS. 
The parameters of the transistors and resistors 
in Fig.8 were chosen to fit the experimental results 
of the gate current and drain current characteristics 
of the pull-down transistor after the inducing of 
GOS (Fig.5 & 6). Then the simulations for the 
inverter were performed based on the same 
parameters. The simulation results are shown in 
Fig.9-ll and in which the solid lines represent the 
case where all transistors are good devices, while 
the broken lines represent the case where the pull-
down transistor has a GOS-fault. 
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The simulation results agree very well with the 
experimental ones. This indicates that Syrzycki's 
model can not ouly model the DC effect of GOS in 
circuits, but also the transient parametric drift of the 
circuits. 
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Figure 12: 
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Transmission gate intensive 
NXOR logic gate. 
Following the successful results above, 
simulations for a more complicated logic circuit as 
shown in Fig.12 were performed. The GOS-fault 
transistor is circled with broken line. The results are 
shown in Fig.13 and Fig.14 and the solid lines 
represent GOS-free circuit and broken lines 
represent the circled transistor is with GOS. 
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Output waveform at node D. 
The simulation results clearly show that 
although the difference of output 'low' level at node 
C has lost at node D, the time delay passes the next 
gate and will reach the primary output at last. 
5. CONCLUSIONS 
Whilst the measurement of static current from 
power supply is a simple method of testing MOS 
circuits for gate oxide shorts, it does not work for 
all cases. However, a GOS also introduces an extra 
delay in signal transmission from input to output and 
consequently the delay test in those cases could be 
an effective alternative. 
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Abstract 
Inter-sample variability of time dependent 
dielectric breakdown in MOS gate oxides was 
experimentally examined. MOS-C and MOSFET 
structures were subjected to constant-voltage stress 
and the resulting times-to-breakdown were 
recorded. Failure distributions were found to be bi-
modal, with distinct 'early' and 'late' failure 
categories. The ratio of 'early' failures to 'late' 
failures increased with increasing stress voltage. 
The 'late' failure distributions were approximately 
Weibull in shape, indicating a weak-link failure 
mechanism. Although pre-breakdown tunnelling 
was a function of electric field, the average time-to-
breakdown appeared to depend solely upon voltage. 
Little correlation existed between the times-to-
breakdown of MOSFET and MOS-C structures 
fabricated upon the same die. Analysis suggests that 
the oxide breakdown is in fact principally uni-
modal, and that the apparent bi-modal behaviour is 
caused by interference from the transient voltage 
drop across the series substrate resistance. 
1. Introduction 
This paper describes part of an ongoing 
study of the nature and mechanisms of time-
dependent dielectric breakdown (TDDB) in metal-
oxide-semiconductor (MOS) gate-oxide layers. The 
general aims are: 
1. 
2. 
3. 
The advancement of dielectric breakdown 
physics, 
The development of an accurate dielectric 
breakdown model, and 
The development a quick and efficient 
oxide characterization test for use during 
integrated-circuit fabrication. 
So far, the investigations have focused on 
the times-to-breakdown (t...,) of MOS devices 
subjected to constant voltage stress. Preliminary 
results, reported earlier this year[!], showed that: 
1. Very little correlation exists between the 
times-to-breakdown of MOS field effect 
transistors (MOSFET's) and MOS 
capacitors (MOS-C's) fabricated on the 
same die. 
2. Variations in the time-to-breakdown and 
the pre-breakdown oxide tunnelling 
current are statistically unrelated. 
This latter observation is important since 
it conflicts with the generally-accepted model of 
TDDB: Namely that some form of 'damage' is 
continuously inflicted upon the oxide by the 
tunnelling current. Breakdown occurs when this 
'damage' reaches some critical level [2,3]. This 
picture has become widely accepted, and has 
formed the basis for several elaborate failure 
models [e.g.4]. Any doubt about its validity must 
therefore be thoroughly investigated. 
The present paper seeks to extend these 
earlier studies, by the acquisition of further 
experimental data and the development of a 
theoretical model to explain the results. 
2. Test Samples and Apparatus 
The device samples used throughout these 
experiments were small-dimension 
enhancement/depletion mode MOSFETs and wide-
area (215x268Jtm) MOS-C structures, fabricated 
on a 4" < 100 > p-type silicon wafer. All devices 
had gate-oxides of nominal thickness 40nm, and 
n+ -doped polysilicon gate electrodes. 
The MOSFETs on each die were 
interconnected with common source and gate 
contacts and individual drain terminals, such that 
gate-stress was applied to the entire network at 
once. The total gate-area A of the network was 
approximately 3.104cm2• The MOS-C gate inputs 
were isolated from all other devices on the die. 
The variation in local oxide thickness (T "') 
for each die was gauged by measuring the 
capacitance ( C"') of an additional wide-area M OS-C 
structure (416x553JLm) which was reserved for this 
purpose. Measurement was performed at 10kHz 
using a Wayne-Kerr 420 LCR meter, with a -JOY 
bias potential to ensure carrier accumulation at both 
oxide surfaces. The oxide thicknesses, estimated 
from the formula T.,=•o•"'.Area!C., (where 
•o•.,=oxide permittivity), had a mean value of 
41.42nm and a standard deviation of 0.16lnm. 
The series substrate resistances (R,) for the 
M OSFET and M OS-C structures were obtained by 
measuring the device impedances at JOMHz and 
extracting the in-phase components. R, was found 
to equal 154± JO!l for the MOS-Cs and 79± JO!l 
for the MOSFET networks. 
The wafers were mounted on a 4" brass 
chuck and held in place by a vacuum suction 
system. A 20JLm-tip manually-adjustable 
microprober was used to probe the device gate 
bond pads under microscopic observation. 
Constant-voltage stress was supplied by a Hewlett 
Packard 4145B parametric analyzer and applied to 
the device-under-test (DUT) between gate and 
substrate. The stress-voltage was accurate to within 
± 1 Om V and had a rise-time of approximately 
800JLS. Throughout the experiments, the gates were 
stressed negatively with respect to the substrate. 
The HP4145B was configured to monitor 
the oxide current as a function of time and the 
device voltage was independently monitored by a 
Hewlett Packard 54111D digital storage 
oscilloscope. For long time scales (tbd> !sec), 
breakdown was easily detected by the HP4145B as 
a rapid rise in the injection current. For shorter 
time-scales (lbd <!sec), the most accurate indication 
of breakdown was a sudden drop in the device 
voltage as measured by the oscilloscope. 
3. Experimental Procedures and 
Results 
A 15xl3 matrix of die was selected in the 
centre of the wafer, and results are reported for 
those devices only. Approximately equal numbers 
of MOS-C's and MOSFET networks were 
subjected to constant-voltage stresses of -43 .5V, 
-44.0V and -44.5V. Devices stressed at each 
particular voltage were spread as uniformly as 
possible across the wafer surface in order to 
eliminate any positional dependencies. The timNo-
breakdown (lbd) was recorded for each device, 
together with the maximum tunnelling current 
density (Jmu) and the tunnelling current density at 
breakdown (J"). (Note: Current measurement was 
only possible for tbd >O.ls due to the finite 
integration time of the parametric analyzer). Room 
temperature (28 'C) was maintained throughout all 
the experiments, and the devices were constantly 
illuminated by the microscope illumination system. 
The time-to-breakdown results are shown 
in Fig.!, plotted in the Weibull format, i.e. 
ln(-ln(l-F(t)) vs. log(t) (where F(t)=failure 
probability at time t). The distributions are clearly 
bi-modal, consisting of 'early' failures (tbd < lOOms) 
and 'late' failures (I"> lOOms). The ratio of the 
numbers of 'early' and 'late' failures generally 
increases with the stress voltage (V). 
The 'late' failure distributions are 
generally linear, indicating a 'Weibull' distribution 
of the form: F(t) = 1 - exp[- (thlJ (where {j is 
the distribution slope and T is the characteristic 
lifetime). The Weibull distribution is related to 
extreme-value statistics, and may be used to model 
failures at weak spots in a device [2,5]. The nature 
of the 'early' distribution is difficult to determine 
since its lower tail is dominated by the stress 
voltage risetime. 
Fig.2 compares the values of log(tbdi 
obtained from MOSFET and MOS-C structures on 
the same die. (Devices on any given die were 
always stressed at the same voltage). The broken 
diagonal lines indicate the results which would be 
expected if the failure times for a given die were 
equal. The high degree of scatter indicates that this 
is not generally true. Of those die who exhibited 
early failure, only 36% suffered it in both MOS-C 
and MOSFET network. This (together with the 
results of earlier studies [1]) demonstrates the 
limitations of the MOS-C as a test-vehicle for 
monitoring in-wafer variations of oxide integrity. 
Figs.3 shows the values of log(JmaJ 
measured for the MOSFET and MOS-C structures 
plotted against the corresponding values of log(tbdi. 
Although both depend upon voltage, no obvious 
relationship appears to exist between them within a 
given data set. 
Fig.4 shows log(Jmu) and log(tbd) plotted 
against the corresponding electric fields 
(V- A.JmuR,)IT, and (V- A.J~.,)/T"'. The data 
can be analyzed either as a single data set or as a 
series separate data sets, each associated with a 
particular stress voltage. In the former case, 
current clearly rises and t" falls with increasing 
field. In the latter case, although a distinct current 
rise is observed with increasing field, no 
corresponding t., decrease is obvious. If anything, 
the time-to-breakdown appears to increase with 
field (this is most obvious in the -44.0V data). 
However, insufficient data is available to confirm 
such a trend. 
4. Discussion and Modelling of 
Results 
Bi-modal failure distributions have been 
observed by many earlier workers [e.g.2,5] and 
have normally been attributed to 'intrinsic' and 
'extrinsic' failures. Intrinsic failures are associated 
with the inherent oxide properties, while extrinsic 
failures are caused by structural defects and/or 
chentical impurities. The latter occur much more 
rapidly than the former, and form a separate 
statistical distribution. 
The application of this model [2] to Fig.! 
requires a voltage-dependent extrinsic defect 
density. It is possible that some extrinsic defects 
are only activated above a particular field, such that 
their apparent population increases with voltage. An 
alternative scheme, based upon the time-dependence 
of the pre-breakdown tunnelling current, is 
presented below. 
Consider first the pre-breakdown 
tunnelling current transient. Fig.5 shows typical 
waveforms obtained from four different MOS-C 
structures at four different voltages. (Currents were 
monitored by measuring the voltage across a 
771.40 resistor, connected in series with the 
oxide.) In all four cases, the oxide current 
magnitude (l.,(t)) increases from zero to a 
maximum value at about lOOms, beyond which it 
decays with time. Since this current generates a 
voltage drop across the bulk resistance (R, = 2500), 
the oxide voltage magnitude (V"' = V -I.,R,) 
experiences a 'dip' at approximately lOOms. 
In order to continue, we make the 
following reasonable assumptions: 
1. 
2. 
Oxide breakdown is caused by a 
continuous, non-reversible accumulation of 
damage inflicted during the pre-breakdown 
period. Breakdown occurs when the 
damage reaches a critical level (hereafter 
called the 'damage-to-breakdown'). This 
assumption is consistent with previous 
models [2,3]. 
The rate at which oxide damage 
3. 
accumulates increases rapidly with oxide 
voltage and is independent of the oxide 
tunnelling current. Although this differs 
from existing models (which generally 
require damage rate ex exp(-
constant!Field) [3]), it is justified by the 
results in Figs.3 and 4 which show t" 
dependent on V only. 
The damage-to-breakdown varies 
randomly between devices according to a 
uni-modal distribution. This elintinates the 
need to invoke any voltage-dependent 
'extrinsic' defects. 
When time<< lOOms, the oxide voltage 
magnitude is high, together with the rate of oxide 
wearout. Many of the devices at the lower end of 
the damage-to-breakdown distribution fail in this 
region, creating the 'early' failure mode. As time 
increases to -lOOms, the voltage magnitude 
decreases together with the wearout rate. Very few 
devices fail in this region. When the current decays 
and the voltage rises once more, the remainder of 
the devices break down to form the 'late' failure 
distribution. 
The above model would clearly account 
for the voltage dependence of the 'early' failure 
distribution: As the stress voltage increases, a 
greater number of oxides reach their critical 
damage level in the t < 1 OOms region and fewer 
survive to fail in the 'late' distribution. 
Finally, it is necessary to consider the 
physical implications of this work. The fact that t" 
depends upon voltage rather than field suggests that 
wearout is governed by the absolute energy of the 
charge carriers, rather than their rate of 
acceleration as was previously believed [2]. In 
addition to this, the apparent independence of the 
maximum current as a function of t" suggests that 
the injected electrons are not responsible for the 
oxide wearout. Damage may therefore be caused by 
some other mechanism such as mobile ion drift or 
substrate holes injection. 
5. Conclusions 
This paper presents an experimental study 
on the inter-sample variability of oxide wearout, 
together with a qualitative theoretical model to 
explain the observed failure distributions. The 
fundamental conclusions are as follows: 
1. Time-dependent dielectric breakdown 
under constant voltage stress exhibits a bi-
modal distribution. The 'late' (i.e .. long 
_ _j 
2. 
3. 
time-scale) mode is governed 
approximately by the Weibull model. The 
ratio of 'early' (short time-scale) failures 
to 'late' (long time-scale) failures 
increases with the stress voltage V. 
While the pre-breakdown oxide tunnelling 
current is a function of electric field, the 
time-to-breakdown appears to depend 
solely upon the absolute voltage. For a 
given voltage, the tunnelling current and 
the time-to-breakdown are statistically 
unrelated. 
There is little or no correlation between 
the times-to-failure of MOSFET and 
MOS-C structures fabricated on the same 
die. This supports earlier claims that the 
MOS-C has limited use as an oxide-
integrity test vehicle [ 1]. 
A framework has been developed to 
explain the apparently bi-modal time-to-breakdown 
distributions in terms of a single uni-modal 
damage-to-breakdown distribution. Although the 
model is qualitative, a quantitative version is 
currently under development. 
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